Show simple item record

An On-line Approach for Power Minimization in QoS Sensitive Systems

dc.contributor.authorWong, Jennifer L.
dc.contributor.authorQu, Gang
dc.contributor.authorPotkonjak, Miodrag
dc.identifier.citationJ. Wong, G. Qu, and M. Potkonjak. "An On-line Approach for Power Minimization in QoS Sensitive Systems," IEEE/ACM Asia and South Pacific Design Automation Conference, pp. 59-64, January 2003.en
dc.description.abstractMajority of modern mobile systems have two common denominators: quality-of-service (QoS) requirements, such as latency and synchronization, and strict energy constraints. However, until now no synthesis techniques have been proposed for the design and efficient use of such systems. We have two main objectives: synthesis and conceptual. The synthesis goal is to introduce the first design technique for quality-of-service (QoS) low power synthesis. The conceptual objective is to develop a generic technique for the automatic development of on-line algorithms from efficient off-line algorithms using statistical techniques. We first summarize a system of provably-optimal techniques that minimize energy consumption of stream-oriented applications under two main QoS metrics: latency and synchronization. Specifically, we study how multiple voltages can be used to simultaneously satisfy hardware requirements and minimize power consumption, while preserving the requested level of QoS in terms of latency and synchronization. The off-line algorithm is used as input to statistical software used to identify important relevant parameters of the processes, buffer occupancy rate indicators, and a way how combine them to form a fast and efficient on-line algorithm which decides which task to run at which voltage. The effectiveness of the algorithms is demonstrated on a number of standard multimedia benchmarks.en
dc.format.extent122019 bytes
dc.subjectquality of serviceen
dc.subjectpower consumptionen
dc.titleAn On-line Approach for Power Minimization in QoS Sensitive Systemsen
dc.relation.isAvailableAtA. James Clark School of Engineeringen_us
dc.relation.isAvailableAtElectrical & Computer Engineeringen_us
dc.relation.isAvailableAtDigital Repository at the University of Marylanden_us
dc.relation.isAvailableAtUniversity of Maryland (College Park, MD)en_us
dc.rights.licenseCopyright © 2003 IEEE. Reprinted from IEEE/ACM Asia and South Pacific Design Automation Conference. This material is posted here with permission of the IEEE. Such permission of the IEEE does not in any way imply IEEE endorsement of any of the University of Maryland's products or services. Internal or personal use of this material is permitted. However, permission to reprint/republish this material for advertising or promotional purposes or for creating new collective works for resale or redistribution must be obtained from the IEEE by writing to By choosing to view this document, you agree to all provisions of the copyright laws protecting it.

Files in this item


This item appears in the following Collection(s)

Show simple item record