Show simple item record

Software-Managed Address Translation

dc.contributor.authorJacob, Bruce
dc.contributor.authorMudge, Trevor
dc.date.accessioned2007-11-08T18:51:23Z
dc.date.available2007-11-08T18:51:23Z
dc.date.issued1997-02
dc.identifier.citation"Software-managed address translation." Bruce L Jacob and Trevor N Mudge. Proc. Third International Symposium on High Performance Computer Architecture (HPCA'97), pp. 156-167, San Antonio TX, February 1997.en
dc.identifier.urihttp://hdl.handle.net/1903/7467
dc.description.abstractIn this paper we explore software-managed address translation. The purpose of the study is to specify the memory management design for a high clock-rate PowerPC implementation in which a simple design is a prerequisite for a fast clock and a short design cycle. We show that software-managed address translation is just as efficient as hardware- managed address translation, and it is much more flexible. Operating systems such as OSF/1 and Mach charge between 0.10 and 0.28 cycles per instruction (CPI) for address translation using dedicated memory-management hardware. Software-managed translation requires 0.05 CPI. Mechanisms to support such features as shared memory, superpages, sub-page protection, and sparse address spaces can be defined completely in software, allowing much more flexibility than in hardware-defined mechanisms.en
dc.format.extent92990 bytes
dc.format.mimetypeapplication/pdf
dc.language.isoen_USen
dc.subjectsoftware-managed address translationen
dc.subjectmemory managementen
dc.titleSoftware-Managed Address Translationen
dc.typePresentationen
dc.relation.isAvailableAtA. James Clark School of Engineeringen_us
dc.relation.isAvailableAtElectrical & Computer Engineeringen_us
dc.relation.isAvailableAtDigital Repository at the University of Marylanden_us
dc.relation.isAvailableAtUniversity of Maryland (College Park, MD)en_us


Files in this item

Thumbnail

This item appears in the following Collection(s)

Show simple item record