DDR2 and Low Latency Variants
| dc.contributor.author | Davis, Brian | |
| dc.contributor.author | Mudge, Trevor | |
| dc.contributor.author | Jacob, Bruce | |
| dc.contributor.author | Cuppu, Vinodh | |
| dc.date.accessioned | 2007-11-08T18:49:34Z | |
| dc.date.available | 2007-11-08T18:49:34Z | |
| dc.date.issued | 2000-07 | |
| dc.description.abstract | This paper describes a performance examination of the DDR2 DRAM architecture and the proposed cache-enhanced variants. These preliminary studies are based upon ongoing collaboration between the authors and the Joint Electronic Device Engineering Council (JEDEC) Low Latency DRAM Working Group, a working group within the JEDEC 42.3 Future DRAM Task Group. This Task Group is responsible for developing the DDR2 standard. The goal of the Low Latency DRAM Working Group is the creation of a single cache-enhanced (i.e. low-latency) architecture based upon this same interface. There are a number of proposals for reducing the average access time of DRAM devices, most of which involve the addition of SRAM to the DRAM device. As DDR2 is viewed as a future standard, these proposals are frequently applied to a DDR2 interface device. For the same reasons it is advantageous to have a single DDR2 specification, it is similarly beneficial to have a single low-latency specification. The authors are involved in ongoing research to evaluate which enhancements to the baseline DDR2 devices will yield lower average latency, and for what type of applications. To provide context, experimental results will be compared against those for systems utilizing PC100 SDRAM, DDR133 SDRAM, and Direct Rambus (DRDRAM). This work is just starting to produce performance data. Initial results show performance improvements for low-latency devices that are significant, but less so than a generational change in DRAM interface. It is also apparent that there are at least two classifications of applications: 1) those that saturate the memory bus, for which performance is dependent upon the potential bandwidth and bus utilization of the system; and 2) those that do not contain the access parallelism to fully utilize the memory bus, and for which performance is dependent upon the latency of the average primary memory access. | en |
| dc.format.extent | 120479 bytes | |
| dc.format.mimetype | application/pdf | |
| dc.identifier.citation | "DDR2 and low-latency variants." Brian Davis, Trevor Mudge, Bruce Jacob, and Vinodh Cuppu. Proc. Memory Wall Workshop, held in conjunction with the 27th International Symposium on Computer Architecture (ISCA'00). Vancouver BC, Canada, June 2000. | en |
| dc.identifier.uri | http://hdl.handle.net/1903/7463 | |
| dc.language.iso | en_US | en |
| dc.relation.isAvailableAt | A. James Clark School of Engineering | en_us |
| dc.relation.isAvailableAt | Electrical & Computer Engineering | en_us |
| dc.relation.isAvailableAt | Digital Repository at the University of Maryland | en_us |
| dc.relation.isAvailableAt | University of Maryland (College Park, MD) | en_us |
| dc.subject | DDR2 | en |
| dc.subject | DRAM | en |
| dc.subject | low-latency | en |
| dc.subject | SRAM | en |
| dc.subject | Direct Rambus (DRDRAM) | en |
| dc.subject | memory access | en |
| dc.title | DDR2 and Low Latency Variants | en |
| dc.type | Presentation | en |