High-Performance DRAM System Design Constraints and Considerations
| dc.contributor.advisor | Jacob, Bruce L | en_US |
| dc.contributor.author | Gross, Joseph | en_US |
| dc.contributor.department | Electrical Engineering | en_US |
| dc.contributor.publisher | Digital Repository at the University of Maryland | en_US |
| dc.contributor.publisher | University of Maryland (College Park, Md.) | en_US |
| dc.date.accessioned | 2011-02-19T07:15:13Z | |
| dc.date.available | 2011-02-19T07:15:13Z | |
| dc.date.issued | 2010 | en_US |
| dc.description.abstract | The effects of a realistic memory system have not received much attention in recent decades. Often, the memory controller and DRAMs are modeled as a fixed-latency or random-latency system, which leads to simulations that are less accurate. As more cores are added to each die and CPU clock rates continue to outpace memory access times, the gap will only grow wider and simulation results will be less accurate. This thesis proposes to look at the way a memory controller and DRAM system work and attempt to model them accurately in a simulator. It will use a simulated Alpha 21264 processor in conjunction with a full system simulator and memory system simulator. Various SPEC06 benchmarks are used to look at runtimes. The process of mapping a memory location to a physical location, the algorithm for choosing the ordering of commands to be sent to the DRAMs and the method of managing the row buffers are examined in detail. We find that the choice in these algorithms and policies can affect application runtime by up to 200% or more. It is also shown that energy use can vary by up to 300% by changing changing the address mapping policy. These results show that it is important to look at all the available policies to optimize the memory system for the type of workload that a machine will be running. No single policy is best for every application, so it is important to understand the interaction of the application and the memory system to improve performance and reduce the energy consumed. | en_US |
| dc.identifier.uri | http://hdl.handle.net/1903/11269 | |
| dc.subject.pqcontrolled | Computer Engineering | en_US |
| dc.subject.pqcontrolled | Electrical Engineering | en_US |
| dc.subject.pquncontrolled | DDR3 | en_US |
| dc.subject.pquncontrolled | DRAM | en_US |
| dc.subject.pquncontrolled | memory controller | en_US |
| dc.subject.pquncontrolled | power modeling | en_US |
| dc.subject.pquncontrolled | system simulation | en_US |
| dc.title | High-Performance DRAM System Design Constraints and Considerations | en_US |
| dc.type | Thesis | en_US |