HIGH-IMPEDANCE ELECTROMAGNETIC SURFACES FOR MITIGATION OF SWITCHING NOISE IN HIGH-SPEED CIRCUITS

dc.contributor.advisorRamahi, Omar M.en_US
dc.contributor.advisorGranatstein, Victoren_US
dc.contributor.advisorMayergoyz, Isaaken_US
dc.contributor.advisorNewcomb, Roberten_US
dc.contributor.authorKamgaing, Telesphoren_US
dc.contributor.departmentElectrical Engineeringen_US
dc.date.accessioned2004-05-31T20:31:31Z
dc.date.available2004-05-31T20:31:31Z
dc.date.issued2003-11-24en_US
dc.description.abstractWith the increasing gate density, the rising clock frequency, printed circuit board (PCB) level simultaneous switching noise (SSN) has become a major bottleneck for the signal integrity in high-speed microprocessors and computers. All approaches that are currently being used to address this problem have been proven inefficient for switching frequencies of 500 MHz and above. The research work carried out in this dissertation addresses a novel technique for mitigating high-frequency SSN by suppressing the natural parallel-plate resonant modes encountered in traditional power planes. This is done by replacing at least one of the power planes of the power distribution network with a high-impedance electromagnetic surface (HIS). The high-impedance electromagnetic surface, which indeed is an artificial magnetic conductor, prevents any surface wave propagation in its forbidden band-gap, therefore leading to the suppression of resonant modes. Using full wave electromagnetic simulation and experimental verification, the fundamental limitations of SSN mitigation using standard HIS is investigated. It is found that the thickness of the dielectric substrate and the metal line spacing offered by most PCB technologies are fundamental limitations for achieving broadband simultaneous switching noise mitigation at frequencies below 3 GHz for high-density packaging. This restriction is addressed by developing a new family of HIS, whose surface impedance is mainly controlled by the inductance density. These novel inductively-tuned HIS offer the possibility of mitigating switching noise at frequencies of 1 GHz and below frequencies and can be fabricated using conventional PCB technology. It is also demonstrated that the combination of these novel HIS with RC dissipative edge termination (DET) leads to broadband simultaneous switching noise mitigation from DC to about 3 or 4 GHz. Finally physics-based compact models that allow the use of the novel power planes with other components for full package simulation are developed and validated for power planes with integrated standard and double-layer HIS. These models utilize only frequency independent lumped-components and are, therefore, particularly attractive for transient analysis.en_US
dc.format.extent1210531 bytes
dc.format.mimetypeapplication/pdf
dc.identifier.urihttp://hdl.handle.net/1903/286
dc.language.isoen_US
dc.relation.isAvailableAtDigital Repository at the University of Marylanden_US
dc.relation.isAvailableAtUniversity of Maryland (College Park, Md.)en_US
dc.subject.pqcontrolledEngineering, Electronics and Electricalen_US
dc.titleHIGH-IMPEDANCE ELECTROMAGNETIC SURFACES FOR MITIGATION OF SWITCHING NOISE IN HIGH-SPEED CIRCUITSen_US
dc.typeDissertationen_US

Files

Original bundle
Now showing 1 - 1 of 1
Loading...
Thumbnail Image
Name:
dissertation.pdf
Size:
1.15 MB
Format:
Adobe Portable Document Format