Show simple item record

Area-Efficient Switched Capacitor Filters: Very Large Time- Constant Circuits

dc.contributor.authorLin, Jyhfongen_US
dc.contributor.authorEdwards, Thomasen_US
dc.contributor.authorShamma, Shihaben_US
dc.date.accessioned2007-05-23T09:50:57Z
dc.date.available2007-05-23T09:50:57Z
dc.date.issued1992en_US
dc.identifier.urihttp://hdl.handle.net/1903/5245
dc.description.abstractThe detailed theoretical analysis of very large time-constant (VLT) integrators which use either charge elimination (T-cell and Huang's integrators) or charge cancellation (Nagaraj's and charge-differencing integrators) and described. Using a new area- efficient design, the charge-differencing (CD) integrator, the capacitance spread ratio can be easily reduced to less than the reciprocal of the square root of the product of the pole frequency and the sampling period. Non-ideal effects of op-amp like finite DC gain and offset voltage can also be compensated by employing offset storing capacitor operating only with the bi- phase clocking scheme.en_US
dc.format.extent645928 bytes
dc.format.mimetypeapplication/pdf
dc.language.isoen_USen_US
dc.relation.ispartofseriesISR; TR 1992-64en_US
dc.subjectfilteringen_US
dc.subjectswitched capacitor circuitsen_US
dc.subjectCommunication en_US
dc.subjectSignal Processing Systemsen_US
dc.titleArea-Efficient Switched Capacitor Filters: Very Large Time- Constant Circuitsen_US
dc.typeTechnical Reporten_US
dc.contributor.departmentISRen_US


Files in this item

Thumbnail

This item appears in the following Collection(s)

Show simple item record