Area-Efficient Switched Capacitor Filters: Very Large Time- Constant Circuits
dc.contributor.author | Lin, Jyhfong | en_US |
dc.contributor.author | Edwards, Thomas | en_US |
dc.contributor.author | Shamma, Shihab | en_US |
dc.contributor.department | ISR | en_US |
dc.date.accessioned | 2007-05-23T09:50:57Z | |
dc.date.available | 2007-05-23T09:50:57Z | |
dc.date.issued | 1992 | en_US |
dc.description.abstract | The detailed theoretical analysis of very large time-constant (VLT) integrators which use either charge elimination (T-cell and Huang's integrators) or charge cancellation (Nagaraj's and charge-differencing integrators) and described. Using a new area- efficient design, the charge-differencing (CD) integrator, the capacitance spread ratio can be easily reduced to less than the reciprocal of the square root of the product of the pole frequency and the sampling period. Non-ideal effects of op-amp like finite DC gain and offset voltage can also be compensated by employing offset storing capacitor operating only with the bi- phase clocking scheme. | en_US |
dc.format.extent | 645928 bytes | |
dc.format.mimetype | application/pdf | |
dc.identifier.uri | http://hdl.handle.net/1903/5245 | |
dc.language.iso | en_US | en_US |
dc.relation.ispartofseries | ISR; TR 1992-64 | en_US |
dc.subject | filtering | en_US |
dc.subject | switched capacitor circuits | en_US |
dc.subject | Communication | en_US |
dc.subject | Signal Processing Systems | en_US |
dc.title | Area-Efficient Switched Capacitor Filters: Very Large Time- Constant Circuits | en_US |
dc.type | Technical Report | en_US |
Files
Original bundle
1 - 1 of 1