VLSI Implementation of a Tree Searched Vector Quantizer

Thumbnail Image
Files
TR_90-74.pdf(533.36 KB)
No. of downloads: 757
Publication or External Link
Date
1990
Authors
Kolagotla, Ravi K.
Yu, S.S.
JaJa, Joseph F.
Advisor
Citation
DRUM DOI
Abstract
The VLSI design and implementation of a Tree Searched Vector Quantizer is presented. The number of processors needed is equal to the depth of the tree. All processors are identical and data flow between processors is regular. No global control signals are needed. The processors have been fabricated using MOSIS' 2mm N- well process on a 7.9mm x 9.2mm die. Each processor chip contains 25,000 transistors and has 84 pins. The processors have been thoroughly tested at a clock frequency of 10 MHz. These processors will be used in an adaptive image compression system to compress LANDSAT images.
Notes
Rights