Show simple item record

dc.contributor.advisorLin, H. C.en_US
dc.contributor.authorkong, weixinen_US
dc.date.accessioned2005-08-03T13:49:46Z
dc.date.available2005-08-03T13:49:46Z
dc.date.issued2005-04-15en_US
dc.identifier.urihttp://hdl.handle.net/1903/2391
dc.description.abstractThe explosive growth of wireless communication market today has brought an increasing demand for high performance radio-frequency integrated circuits (RFIC) at low cost. As a result, there is a great interest in integrating the various blocks of a communication system on a single chip transceiver. One of the most difficult components to integrate is the frequency synthesizer that generates the local oscillator (LO) carrier signal. The difficulty comes mostly from the very stringent phase noise performance requirements of the wireless application. In this dissertation, we are interested in improving phase noise performance of integrated phase-locked-loop (PLL) based radio-frequency (RF) frequency synthesizers. The most important phase noise contributors in a PLL are voltage controlled oscillator (VCO) and Phase Frequency Detector/Charge Pump/Frequency Dividers (PFD/CP/Divider). In this dissertation, we focus on the analysis of the phase noise generation mechanism in these key building blocks and the derivation of the analytical relationship between their phase noise performance and circuit design parameters. For VCO, based on the understanding of phase noise generation process in cross-coupled CMOS LC VCO, a simple yet accurate analytical phase noise model was proposed and a closed form formula for the fitting factor in Leeson's model is derived. For PFD/CP/Divider, due to the presence of many digital components, their phase noise model is studied from the point of view of timing jitter. The analytic equation that relates the PFD/CP/Divider 1Hz normalized phase noise floor and circuit parameters is derived. Based on the theoretical analysis, the design schemes for optimizing the phase noise performance are proposed and verified by simulation and experimental prototype measurement.en_US
dc.format.extent2878524 bytes
dc.format.mimetypeapplication/pdf
dc.language.isoen_US
dc.titleLOW PHASE NOISE DESIGN TECHNIQUES FOR PHASE LOCKED LOOP BASED INTEGRATED RF FREQUENCY SYNTHESIZERSen_US
dc.typeDissertationen_US
dc.contributor.publisherDigital Repository at the University of Marylanden_US
dc.contributor.publisherUniversity of Maryland (College Park, Md.)en_US
dc.contributor.departmentElectrical Engineeringen_US
dc.subject.pqcontrolledEngineering, Electronics and Electricalen_US


Files in this item

Thumbnail

This item appears in the following Collection(s)

Show simple item record