Institute for Systems Research

Permanent URI for this communityhttp://hdl.handle.net/1903/4375

Browse

Author: search.filters.author.Richmond, R.L.Subject: search.filters.subject.maximum likelihood (ML)

Search Results

Now showing 1 - 2 of 2
  • Thumbnail Image
    Item
    Data-Aided ML Parameter Estimators of PSK Burst Modems and Their Systolic VLSI Implementations
    (1999) Jiang, Yimin; Ting, W-C.; Verahrami, F.B.; Richmond, R.L.; Baras, John S.; Baras, John S.; ISR; CSHCN
    A high performance Universal Modem ASIC that supports several modulation types and burst mode frame formats is under development. Powerful and generic data-aided (DA) parameter estimators are necessary to accommodate many modes.

    In this paper we present an approximated maximum likelihood (ML) carrier frequency offset estimator, ML joint carrier phase and timing offsets estimator and their systolic VLSI implementations for PSK burst modems. The performances are close to the Cramer-Rao lower bounds (CRLB) at low SNRs.

    Compared with theoretical solutions, the estimators proposed here are much simpler and easier to implement by the current VLSI technology. The CRLB for DA estimations is discussed in some depth, some issues on training sequence design is also addressed in this work.

    Globecomm99

  • Thumbnail Image
    Item
    VLSI Implemented Data-Aided ML Parameter Estimators of PSK Burst Modems
    (1999) Jiang, Yimin; Ting, W.C.; Verahrami, F.B.; Richmond, R.L.; Baras, John S.; Baras, John S.; ISR; CSHCN
    A high performance Universal Modem ASIC that supports several modulation types and burst mode frame formats is under development. The ASIC is designed to work under stringent conditions such as large carrier frequency offset (up to 13 percent symbol rate) and low signal-to-noise ratio (SNR). Powerful and generic data-aided (DA) parameter estimators are necessary to accommodate many modes.

    In this paper we present an approximated maximum likelihood (ML) carrier frequency offset estimator, ML joint carrier phase and timing offsets estimator and their systolic VLSI implementations for PSK burst modems. The performances are close to the Cramer-Rao lower bounds (CRLB) at low SNRs. Compared with theoretical solutions the estimators proposed here are much simpler and easier to implement by the current VLSI technology.

    VTC'99