Eliminating Inter-proces Cache Interference Through Reconfigurability for Real-time and Low Power Embedded Systems

Simple item page
dc.contributor.advisorPetrov, Peteren_US
dc.contributor.authorReddy, Rakeshen_US
dc.contributor.departmentElectrical Engineeringen_US
dc.contributor.publisherDigital Repository at the University of Marylanden_US
dc.contributor.publisherUniversity of Maryland (College Park, Md.)en_US
dc.date.accessioned2008-04-22T16:00:34Z
dc.date.available2008-04-22T16:00:34Z
dc.date.issued2007-08-09en_US
dc.description.abstractThis study proposes a technique which leverages data cache reconfigurability to address the problem of cache interference in multitasking embedded systems. Modern embedded systems often implement complex applications, comprising of multiple execution tasks with heavy memory requirements. Data caches are necessary to provide the required memory bandwidth. However, caches introduce two important problems for embedded systems. Cache outcomes in multi-tasking environments are difficult to predict, thus resulting in very poor real-time performance guarantees. Additionally, caches contribute to a significant amount of power. We study the effect that multiple concurrent tasks have on the cache and, subsequently, propose a technique which leverages work on reconfigurable cache architectures to eliminate cache interference and reduce power consumption using application specific information. By mapping parallel tasks to different cache partitions, inter-task interference is completely eliminated with minimal performance impact. Furthermore, both leakage and dynamic power is significantly improved.en_US
dc.format.extent1109590 bytes
dc.format.mimetypeapplication/pdf
dc.identifier.urihttp://hdl.handle.net/1903/7575
dc.language.isoen_US
dc.subject.pqcontrolledEngineering, Electronics and Electricalen_US
dc.subject.pqcontrolledEngineering, Electronics and Electricalen_US
dc.subject.pquncontrolledEmbedded Systemsen_US
dc.subject.pquncontrolledReconfigurable Cachesen_US
dc.subject.pquncontrolledReal-timeen_US
dc.subject.pquncontrolledLow poweren_US
dc.subject.pquncontrolledCache Partitioning;en_US
dc.titleEliminating Inter-proces Cache Interference Through Reconfigurability for Real-time and Low Power Embedded Systemsen_US
dc.typeThesisen_US

Files

Original bundle
Now showing 1 - 1 of 1
Thumbnail Image
Name:
umi-umd-4775.pdf
Size:
1.06 MB
Format:
Adobe Portable Document Format
Download

Collections

UMD Theses and Dissertations
Electrical & Computer Engineering Theses and Dissertations