Adaptive Array Systems Using QR-Based RLS and CRLS Techniques with Systolic Array Architectures

Simple item page
dc.contributor.advisorTretter, S.A.en_US
dc.contributor.authorTang, C.F.T.en_US
dc.contributor.departmentISRen_US
dc.date.accessioned2007-05-23T09:49:17Z
dc.date.available2007-05-23T09:49:17Z
dc.date.issued1991en_US
dc.description.abstractIn this dissertation the basic techniques for designing more sophisticated adaptive array systems are first developed. Then several systolic architectures based on numerically stable and computationally efficient algorithms are proposed for adaptive array systems. Compared to the existing architectures proposed elsewhere in the literature, our new systolic architectures are more efficient structures for real-time signal processing applications and VLSI hardware implementation. The reasons are (1) the proposed systolic architectures are based on numerically stable and computationally efficient systolic algorithms, (2) there is no bottleneck in the whole architecture since QR decomposition by the square root free fast Givens method is used, (3) the whole architecture has a fully pipelined design since backward substitution is avoided, (4) it is a single fully pipelined open-loop system without any feedback arrangement, and (5) the systolic architectures function recursively to update the result for each new snapshot. Therefore, the new VLSI systolic architectures proposed in this dissertation using QR-recursive least squares (QR-RLS) and QR-constrained recursive least squares (QR-CRLS) techniques archieve minimal memory and maximal parallelism for real-time signal processing applications and VLSI hardware implementation.en_US
dc.format.extent3446722 bytes
dc.format.mimetypeapplication/pdf
dc.identifier.urihttp://hdl.handle.net/1903/5163
dc.language.isoen_USen_US
dc.relation.ispartofseriesISR; PhD 1991-5en_US
dc.subjectfilteringen_US
dc.subjectsignal processingen_US
dc.subjectalgorithmsen_US
dc.subjectcomputational complexityen_US
dc.subjectparallel architecturesen_US
dc.subjectVLSI architecturesen_US
dc.subjectlinear systemsen_US
dc.subjectoptimizationen_US
dc.subjectadaptive array processingen_US
dc.subjectsystolic array processorsen_US
dc.subjectQR-decompositionen_US
dc.subjectcomplex householder- transformationen_US
dc.subjectSystems Integrationen_US
dc.titleAdaptive Array Systems Using QR-Based RLS and CRLS Techniques with Systolic Array Architecturesen_US
dc.typeDissertationen_US

Files

Original bundle
Now showing 1 - 1 of 1
Thumbnail Image
Name:
PhD_91-5.pdf
Size:
3.29 MB
Format:
Adobe Portable Document Format
Download

Collections

Institute for Systems Research Technical Reports