Real-Time Algorithm-Based Fault-Tolerance for QRD Recursive Least-Squares Systolic Array: A Graceful Degradation Approach
| dc.contributor.author | Liu, K.J. Ray | en_US |
| dc.contributor.author | Yao, K. | en_US |
| dc.contributor.department | ISR | en_US |
| dc.date.accessioned | 2007-05-23T09:47:18Z | |
| dc.date.available | 2007-05-23T09:47:18Z | |
| dc.date.issued | 1991 | en_US |
| dc.description.abstract | In this paper, we propose a new algorithm-based fault-tolerant method derived from the inherent nature of the QR lease-squares systolic algorithm. Since the residuals of different desired responses can be computed simultaneously, an artificial desired response can be designed to detect an error produced by a faulty processor. We show that if the artificial desired response is designed as some proper combinations of the input data, the output residual of the system will be zero if there is no fault. However, any occurring fault in the system will cause the residual to be non-zero and the fault can be detected in realtime. Once the fault has been detected, the system enters into the fault diagnosis phase from the concurrent error detection phase. Two methods, the flushing fault location and the checksum encoding methods, can be used to diagnose the location of the faulty row. When the faulty row is determined, this row and the associated column with the same boundary cell are eliminated by a reconfiguration operation. Then the system degrades in a graceful manner which is generally acceptable for many least-squares applications. Those eliminated processors enter into a self-checking phase, and when the transient fault condition is removed, a reconfiguration is performed to resume the normal full order operation. The analysis of error propagation and recovery latency is also considered in this paper. | en_US |
| dc.format.extent | 1423285 bytes | |
| dc.format.mimetype | application/pdf | |
| dc.identifier.uri | http://hdl.handle.net/1903/5058 | |
| dc.language.iso | en_US | en_US |
| dc.relation.ispartofseries | ISR; TR 1991-10 | en_US |
| dc.subject | estimation | en_US |
| dc.subject | filtering | en_US |
| dc.subject | signal processing | en_US |
| dc.subject | algorithms | en_US |
| dc.subject | parallel architectures | en_US |
| dc.subject | VLSI architectures | en_US |
| dc.subject | Systems Integration | en_US |
| dc.title | Real-Time Algorithm-Based Fault-Tolerance for QRD Recursive Least-Squares Systolic Array: A Graceful Degradation Approach | en_US |
| dc.type | Technical Report | en_US |
Files
Original bundle
1 - 1 of 1