dc.contributor.author | Qu, Gang | |
dc.contributor.author | Potkonjak, Miodrag | |
dc.date.accessioned | 2009-03-12T12:42:44Z | |
dc.date.available | 2009-03-12T12:42:44Z | |
dc.date.issued | 2002-10 | |
dc.identifier.citation | G. Qu and M. Potkonjak. "Techniques for Energy-Efficient Communication Pipeline Design," IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol. 10, No. 5, pp. 542-549, October 2002. | en |
dc.identifier.uri | http://hdl.handle.net/1903/8952 | |
dc.description.abstract | The performance of many modern computer and
communication systems is dictated by the latency of communication
pipelines. At the same time, power/energy consumption
is often another limiting factor in many portable systems. We
address the problem of how to minimize the power consumption
in system-level pipelines under latency constraints. In particular,
we apply fragmentation technique to achieve parallelism and
exploit advantages provided by variable voltage design methodology
to optimally select voltage and, therefore, speed of each
pipeline stage.We focus our study on the practical case when each
pipeline stage operates at a fixed speed. Unlike the conventional
pipeline system, where all stages run at the same speed, our
system may have different stages running at different speeds to
conserve energy while providing guaranteed latency. For a given
latency requirement, we find explicit solutions for the most energy
efficient fragmentation and voltage setting. We further study a
less practical case when each stage can dynamically change its
speed to get further energy saving. We define the problem and
transform it to a nonlinear system whose solution provides a lower
bound for energy consumption. We apply the obtained theoretical
results to develop algorithms for power/energy minimization of
computer and communication systems. The experimental result
suggests that significant power/energy reduction, is possible
without additional latency. In fact, we achieve almost 40% total
energy saving over the combined minimal supply voltage selection
and system shut-down technique and 85% if none of these two
energy minimization methods is used. | en |
dc.format.extent | 463850 bytes | |
dc.format.mimetype | application/pdf | |
dc.language.iso | en_US | en |
dc.publisher | IEEE | en |
dc.subject | Energy minimization | en |
dc.subject | latency | en |
dc.subject | low-power design | en |
dc.subject | pipeline | en |
dc.title | Techniques for Energy-Efficient Communication Pipeline Design | en |
dc.type | Article | en |
dc.relation.isAvailableAt | A. James Clark School of Engineering | en_us |
dc.relation.isAvailableAt | Electrical & Computer Engineering | en_us |
dc.relation.isAvailableAt | Digital Repository at the University of Maryland | en_us |
dc.relation.isAvailableAt | University of Maryland (College Park, MD) | en_us |
dc.rights.license | Copyright © 2002 IEEE. Reprinted from IEEE Transactions of Very Large Scale Integrations (VLSI) Systems.
This material is posted here with permission of the IEEE. Such permission of the IEEE does not in any way imply IEEE endorsement of any of the University of Maryland's products or services. Internal or personal use of this material is permitted. However, permission to reprint/republish this material for advertising or promotional purposes or for creating new collective works for resale or redistribution must be obtained from the IEEE by writing to pubs-permissions@ieee.org.
By choosing to view this document, you agree to all provisions of the copyright laws protecting it. | |