Show simple item record

dc.contributor.advisorGoldsman, Neilen_US
dc.contributor.authorParker, Latiseen_US
dc.date.accessioned2005-08-03T14:41:19Z
dc.date.available2005-08-03T14:41:19Z
dc.date.issued2005-05-02en_US
dc.identifier.urihttp://hdl.handle.net/1903/2533
dc.description.abstractPractical limits to device scaling are threatening the growth of integrated circuit (IC) technology. A breakthrough architecture is needed in order to realize the increased device density and circuit functionality that future high performance ICs demand. 3D integration is being considered as this breakthrough architecture. In this thesis, the limits to scaling are noted and the feasibility of overcoming these limits using 3D integration is presented. The challenges and considerations, most notably dangerously high chip temperatures, are provided. To address the temperature concern, a mixed-mode simulator that calculates temperature as a function of position on chip is detailed. The simulator captures the important link between individual device and full chip heating. Lastly, circuit simulations and lab experiments are performed to experimentally validate the claims that differences in device activity on chip leads to dangerously high local and overall chip temperatures.en_US
dc.format.extent1237055 bytes
dc.format.mimetypeapplication/pdf
dc.language.isoen_US
dc.title3D Integration, Temperature Effects, and Modelingen_US
dc.typeThesisen_US
dc.contributor.publisherDigital Repository at the University of Marylanden_US
dc.contributor.publisherUniversity of Maryland (College Park, Md.)en_US
dc.contributor.departmentElectrical Engineeringen_US
dc.subject.pqcontrolledEngineering, Electronics and Electricalen_US
dc.subject.pquncontrolled3D Integrationen_US
dc.subject.pquncontrolledchip temperature;en_US


Files in this item

Thumbnail

This item appears in the following Collection(s)

Show simple item record