Two Computer Systems Paradoxes: Serialize-to-Parallelize, and Queuing Concurrent-Writes

Rimon Orni*and Uzi Vishkin†

September 17, 1995

Abstract

We present and examine the following *Serialize-to-Parallelize Paradox*: suppose a programmer has a parallel algorithm in mind; the programmer must serialize the algorithm, and is actually trained to suppress its parallelism, while writing code; later, however, compilation and runtime techniques are used to reverse the results of this serialization effort and extract as much parallelism as possible. This work actually provides examples where parallel or parallel-style code enables extracting more parallelism than standard serial code.

The "arbitrary concurrent-write" convention is useful in parallel algorithms and programs and appears to be not too difficult to implement in hardware for serial machines. Still, typically concurrent-writes to the same memory location in a program are implemented by queuing the write operations, thus requiring time linear in the number of writes. We call this the *Queuing Concurrent-Writes Paradox.*

Assuming that providing useful, easy-to-program programming paradigms to improve the overall effectiveness of computer systems is of interest, this work is a modest example for applying such software-driven considerations to computer architecture issues. This work may be the first to relate parallel algorithms and parallel programming with the technology of instruction level parallelism.

1 Introduction

Computers were first designed as serial machines, and accordingly, a serial programmer's model has been used for algorithms and programming languages. This programmer's model, as taught in standard computer science and engineering curricula and supported by commercial machines, has essentially remained unchanged over the last few decades.

*Institute for Advanced Computer Studies, University of Maryland, College Park, MD 20742;

†Institute for Advanced Computer Studies, and Department of Electrical Engineering, University of Maryland, College Park, MD 20742; and Department of Computer Science, Tel Aviv University, Tel Aviv, Israel; Partially supported by NSF grants CCR-9416890 and CCR-9111348.

Overlapping the execution of a growing number of instructions which are independent of one another, or Instruction Level Parallelism (ILP), has become a trend in uniprocessor design. Examples include pipelining and multiscalar execution. ILP has been based on the premise that some parallelism exists in serial codes and indeed a variety of compiler and hardware techniques have been proposed in order to extract this parallelism. Much effort has been devoted to measuring the amount of parallelism which can be automatically extracted from programs by these techniques [17, 5, 19, 26, 2]. These studies suggest that the amount of parallelism which can be thus extracted is limited, even when we invest much hardware and software in the effort, and is likely to be insufficient as the reliance on ILP increases.

The technologies of parallel algorithms and programming and of parallel computer systems have been viewed by this "main stream" activity as separate, having no direct relevance towards the commercial serial machines. This paper offers some modest insights that question this separation. We hope that it will stimulate debate on this aspect.

Before stating the two main points of the paper, we present a concise form of our lead example. In the introductory sections this example will be used for concreteness, while later a more detailed form of it will be used as a test algorithm.

Lead Example Breadth-first search (BFS) is an elementary graph algorithm. Beginning from some vertex s (which forms layer number 0) BFS visits all vertices of the graph adjacent to s (which form layer number 1), then all the yet unvisited vertices which are adjacent to vertices of layer number 1 (forming layer number 2), and so on. In most standard textbooks on algorithms and data structures such a verbal description is followed by the following code-like description.

```
Q := s
layer[s] := 0
while Q ≠ ∅
      u := dequeue( Q )        (the head of the queue is removed and put into u)
      for each v ∈ adjacent( u )
          if u is "unvisited" then
          begin
            mark u "visited"
            layer[u] := layer[v] + 1
            enqueue( u )
          end
```

The gist of the current paper is to question some aspects in the current practice of advancing from algorithm to code-like description. While the verbal description of BFS simply guides us to advance from the starting vertex s to vertices of the first layer, and then to vertices of the second layer and so on, the code-like description introduces Q, a first-in first-out queue data structure. Suppose that s had 5 adjacent vertices, then while the verbal description allows treating the 5 vertices in parallel, the code-like version dictates treating them one at a time. The serialize-to-parallelize paradox, stated below, confronts this practice with another common practice: attempts by compiler and run-time techniques to extract as much parallelism from the full code as possible.

Suppose now that a different code-like description is given, one allowing parallelism to be expressed. From vertices of the currently visited layer we would visit in parallel all their adjacent vertices. Marking a yet "unvisited" vertex v as "visited" becomes a bit complicated since it is possible that several different "threads" will try to do it simultaneously. A Concurrent-Read Concurrent-Write Parallel Random Access Machine (CRCW PRAM) programmer's model would allow a concurrent-write command. In the current context such a concurrent-write command would mean that an arbitrary one among the attempting threads should succeed in marking v. Still, the paradox of queuing concurrent-writes, presented later, is that current parallel systems typically implement a concurrent-write command in ways which lose the parallelism inherent in such a concurrent-write command.

We are ready to state the two main points of the paper.

The serialize-to-parallelize paradox A closer observation of current practice reveals the following. In a first stage the code writer makes an effort to enforce a serial order which might not be necessary for correctness. This is followed by an attempt to undo this serialization, using compiler and runtime techniques. The current paper actually demonstrates that it is much harder (sometimes maybe impossible) for these techniques to fully reverse the serialization of the code.

The queuing concurrent-writes paradox An important programming primitive used in parallel programming is known as *concurrent writes*. In a parallel program several instructions that can be executed in parallel may include an update of the same variable. Suppose the programming language allows the programmer to specify that only one of these updates, chosen arbitrarily, should occur (the so-called *Arbitrary Concurrent-Write* primitive in [22]). Most current parallel (and serial) systems implement concurrent writes by queuing all the updates and handling them in sequence, relying on run-time protocols resolving "Write After Write" data dependences. This is an overkill: correctness is indeed preserved but parallelism is lost. We see no inherent difficulty in preserving both parallelism and correctness for a parallel program being executed on a uniprocessor.

It is interesting to relate this last paradox to the work of Gibbons, Matias and Ramachandrans in [8]. They contributed a modeling of the queuing of concurrent writes (QRQW PRAM model). Their paper fits a hardware centric approach which seeks to have programmers support available machines, while our approach is software (or algorithm) centric: we try to influence hardware designers to support easy and useful programming paradigms, which should not be too difficult to implement.

The real subject of this paper is how to go about programming so that it will be relatively easy and lead to a high degree of execution parallelism. We suggest that a PRAM-like programmer's model in conjunction with a programming language which represents it, offer a competitive programming platform for the purpose of: (i) "thinking in parallel" as well as easy representation of parallel thinking, (ii) easy programming, and (iii) extracting a high degree of execution parallelism. Concretely, we envision a programming language, or languages, in which: (i) the programmer can direct the compiler to treat certain portions of code as parallelizable, and (ii) the parallel code can include concurrent-writes which will be efficiently implemented. As much as possible, we avoid in this paper the issue of how exactly the parallel programming language should look. We only state that we would like to see parallel programs which implement in code the PRAM programmer's model, much in the way of parallel programming languages such as Fortran90 [1], HPF [11], and C* [21], or NESL for functional programming [3]. Programming should be relatively easy, as suggested by the wealth of literature on this general approach to parallel algorithms and parallel programming.

We demonstrate the usefulness of our approach by measuring the added amount of parallelism which could be extracted by the system we envision. In order to maintain the generality of our results, we made an effort not to restrict ourselves to a specific system. Therefore, we analyzed the instruction trace of a program produced for a serial machine and measured the amount of parallelism which could have been extracted had we had parallel directives. The simulator we used to produce the instruction trace and to analyze it is the one used by Lam and Wilson in [19] for MIPS instruction code. We also used an enhanced form of the simulator which analyzes the instructions as if they were coming from parallel code (as explained in Section 4.2).

Our experimental work shows that for our chosen test algorithm, our approach can help the system extract significantly more parallelism. Henceforth, the *amount of parallelism* in a program is defined as the ratio between the number of cycles in a sequential execution of the program and the number of cycles in a parallel execution. This definition needs some explanation. The number of cycles in a sequential execution of a program is actually the total number of operations performed by that program. Dividing this number by the total number of parallel cycles provides an "average amount of parallelism per cycle". [1] This definition will be valid for comparing two different programs later in the paper in case the two programs have the same total number of operations, since then the one with the fewer parallel cycles obviously has a larger amount of parallelism. But, what if the two programs that we wish to compare differ in their total number of operations? Fortunately, for our paper, the program with the smaller number of operations is shown to also have fewer parallel cycles, making a comparison easy. However, this need not be the case in general,

[1] We note that using the total number of operations and the number of parallel cycles as the key measure for evaluating parallel algorithms is rather common. It is used by the so-called "work-time methodology" for describing parallel algorithms. This methodology was first presented in [23] (relying on a 1974 theorem by Brent for an abstract model of parallel computation). Later the book [13] used the methodology as a framework for describing most of the parallel algorithms presented there. For brevity, we avoid elaborating on this issue here.

where one may need to compare two programs, the one having a larger total number of operations but fewer parallel cycles than the other.

Emulations of the system we envision suggest that it can improve the amount of parallelism extracted by at least an order of magnitude, and in some cases by as much as several orders of magnitude. We also tested how much more parallelism can be extracted where concurrent writes need not be queued. The improvement in parallelism extracted ranged up to a factor of nearly 2.5.

An overview of our experimental work is given in the next section, and a review of some previous work that we built upon in Section 3. In Section 4 we explain in further detail the simulators used to measure parallelism, and Section 5 presents the program we chose as input for these measurements. The results obtained in our tests are presented in Section 6, and finally Section 7 concludes our paper.

2 Overview of Tests and Results

In studies done by Lam and Wilson [19] and by Wall [26] the amount of parallelism in programs was measured by running the instruction trace through a simulator, as explained below. Consider hypothetical computer systems having capabilities such as branch prediction (according to one scheme or another) or register renaming in order to eliminate *Write After Write* and *Write After Read* data dependences among the registers. Each set of such assumed capabilities is said to define an *abstract machine model.* The simulator can be set to simulate a variety of such models and measure for various programs the amount of extracted parallelism. Some of the abstract machine models studied allow unrealistic assumptions, such as perfect branch prediction or perfect memory disambiguation, thus providing an upper bound on the amount of parallelism (see Section 3). The abovementioned studies measured in this manner the parallelism extracted from a chosen set of standard benchmarks. For the strongest and most unrealistic abstract machine models, a mean parallelism of 23.6 was found in [26] and of 158.26 in [19]. When some of the unrealistic capabilities were modified to more feasible ones, the mean parallelism for their respective benchmarks dropped to 11.9 in [26] and to 39.62 in [19].

We propose an *envisioned system* in which the programmer can identify parts of the code as parallelizable, and the compiler and hardware have the capability to utilize this parallelism, as well as extract parallelism automatically. We examined the extent to which the envisioned system could increase the amount of parallelism which can be extracted overall. For this, we used the simulator written by Robert P. Wilson for the study in [19] (henceforth the *LW simulator*). We also enhanced the LW Simulator so that it could simulate the capability of the envisioned system in addition to the automatic extraction capabilities it originally assumes (see Section 4.2). The new simulator is henceforth referred to as the *Enhanced* simulator.

Ferrante *et al.* [7] introduced the Program Dependence Graph (PDG) which is a Directed

Acyclic Graph (DAG) representation of the program, incorporating the true data and control dependences. The nodes of the PDG represent the instructions and the edges represent dependences between the instructions. One can also present the (sequential) *execution* of the program as a DAG where each node represents an instance of an instruction. This DAG will include the following edges: (i) There will be an edge from instance j to instance i if j is the last instruction which precedes i in the sequential trace and on which i is control-dependent. (ii) Given instance i of an instruction which has several arguments, for each of these arguments there will be an edge to the last instance j of an instruction on which the argument is data-dependent (e.g., given an instance of the instruction $R1 := R2 + R3$ there will be an edge to the last instance on which $R2$ is data-dependent and to the last instance on which $R3$ is data-dependent.) The sequential trace is in fact a Depth First Search of the execution graph. The length of an optimal parallel execution is the length of the longest path from the root (or "source") in the DAG, also called the *critical path.* The effect of our enhanced simulator would be to remove some of the edges from the PDG, namely the edges which create dependences between instructions that the code identifies as executable in parallel. This will cause edges to be replaced in the execution graph in a manner which brings nodes closer to the root and will usually shorten the critical path as well (see Section 4.2 for a detailed example).

This paper presents a study of Breadth First Search (BFS) using both the LW and the Enhanced simulators. [2] Our BFS program receives a graph as input, searches it starting from a given node, and returns for each node the id given to it by the search, as well as the layer, or distance from the starting node. Figure 3 shows the sequential algorithm (pseudo) code (SAC) of this program. As has been observed by Eckstein in [6], all the nodes in the same layer could in fact be visited concurrently. Furthermore, all the neighbors of all the nodes in the same layer may be treated in parallel (i.e. put in the queue and marked accordingly), as long as concurrency conflicts arising from concurrent writes are handled correctly (see Section 5.2). We produced another version of sequential code, which emulates the parallel BFS algorithm as closely as possible. The resulting Parallel Algorithm Sequential Code (PASC) appears in Figure 4 (A). Part (B) of this figure shows the fully parallel algorithm, in Pseudo Parallel (PP) code. The PASC version can be compiled and run on a MIPS machine, while the PP version is designed to run on our envisioned system.

Figure 1 illustrates by way of motivation the scheme guiding the comparative experiment we ran. The goal is to examine what can be gained by eliminating the Serialize-to-Parallelize paradox. Figure 1 (A) illustrates the comparison we really wanted to perform. We wished to compare the parallelism obtained from the sequential code, by a system with strong ILP capabilities, to that obtained from the parallel code by our envisioned system. Figure 1 (B) shows the comparisons we actually performed using the three versions of code. Comparing (1) to (2) in this part of the figure will show the advantage of programming by the parallel algorithm *even for current "ILP systems"*. In the example of our test program, direct access arrays were used in version (2). For instance, a direct access array replaced a standard

[2] On-line reference to the software on which the current paper relies can be obtained through the World Wide Web at **http://www.umiacs.umd.edu/users/rimon/ilp.html**



Figure 1: The Scheme of the Comparative Experiment

Machine Model	Nodes	Edges	SAC + LW Sim. (1)	PASC + LW Sim. (2)	PASC + Enh. Sim. (3)	Improvements (2)/(1)	(3)/(2)	(3)/(1)
CD-MF	100	750	26.59	48.55	216.74	1.83	4.46	8.15
	500	2500	20.77	49.59	248.24	2.39	5.01	11.95
SP-CD-MF	100	750	41.43	186.73	351.81	4.51	1.88	8.49
	500	2500	31.65	174.47	443.29	5.51	2.54	14.01

Table 1: Comparison of Amounts of parallelism extracted from SAC version of code with LW simulator and from PASC version of code with the LW simulator and with the Enhanced simulator, for random graphs

first-in first-out (FIFO) queue which was used in version (1), facilitating extraction of more parallelism. The comparison of (2) to (3) shows the advantage of running the parallel algorithm on our envisioned system instead of current ones. In version (3), parallel *for* loops (presented by a DO_PARALLEL command) are performed in parallel, avoiding a branch at the end of each iteration of the loop (which determines whether another iteration should be performed). In this version PREFIX_SUMS primitives are performed in parallel and concurrent-writes are implemented without queuing. Finally, comparing (1) to (3) presents the overall advantage achieved by programming in the parallel model *and* using our envisioned system. Our results demonstrate that the overall improvement can be of more than an order of magnitude.

Figure 1 (C) presents the platforms we used for obtaining the results. To achieve the effect of our envisioned compiler for (3), we adjusted the MIPS trace of the Parallel Algorithm Sequential Code. We then used the enhanced simulator to extract the parallelism from this adjusted trace. For (1) and (2) we simply ran the Lam and Wilson simulator over the MIPS trace of the respective code. In each of the tests we obtained results for each of the seven abstract machine models defined by Lam and Wilson in [19] (see section 4.1).

Table 1 gives a representative sample of our results. For both the sequential and the parallel executions of the tested programs we assume perfect procedure inlining, i.e. removal of all call and return instructions from the trace, as well as all instructions that manipulate the position of the stack pointer. We show here results pertaining to two of the seven abstract machine models – CD-MF and SP-CD-MF. Both models assume perfect memory disambiguation (or memory aliasing), perfect register renaming, full control dependence analysis and the ability to follow unlimited multiple flows of control. The SP-CD-MF model also assumes the ability to predict branches and to speculatively execute instructions according to these predictions. See section 4.1 for further details on these assumptions. The different versions of BFS code were simulated with inputs of random graphs of 100 nodes and 750 edges, and of 500 nodes and 2500 edges. These graphs were constructed using

Machine Model	Nodes	Edges	Queuing		Improvement
			Yes	No	
CD-MF	100	750	159.70	216.74	1.36
	500	2500	122.37	248.24	2.03
SP-CD-MF	100	750	218.69	351.81	1.90
	500	2500	181.39	443.29	2.44

Table 2: Comparison of Amounts of parallelism extracted from PASC version of code with the Enhanced simulator, with or without queuing of concurrent writes, for random graphs

The Stanford GraphBase [15]. Results for all abstract machine models and additional input graphs appear in Section 6 and in the appendix. For brevity, we have excluded from the current paper results for other families of graphs. In particular, we have excluded results obtained for various graphs constructed deterministically, which are similar to the results reported here.

It is clear from the results that our approach can bring significant improvement in the amount of parallelism extracted from a program. Even when assuming existing technology, we improved the parallelism simply by rewriting the program to reflect such concurrency as we saw. This action alone brings an improvement of at least 83% in this sample of results, and sometimes much more (Column *(2)/(1)*). By changing to our envisioned system instead, we can further improve the parallelism extracted from the PASC code version by at least 88% for these sample results (Column *(3)/(2)*). Changing both the code and the system brings an improvement of around an order of magnitude in the amount of parallelism (Column *(3)/(1)*). The full results in the appendix of this paper show an overall improvement ranging from a factor of 2.73 up to a factor of 1334.94.

We presented in the introduction the paradox of Queuing Concurrent-Writes. In order to show how much can be lost by such queuing practice, we provided the Enhanced simulator with the ability to reflect such queuing, if so desired (see Section 4.3). Table 2 shows results of measuring the parallelism in the PASC version of the BFS program with and without queuing. The results without queuing, presented in this table, are those from column *(3)* in Table 1. We see that for these sample results, eliminating this practice can bring an improvement in parallelism ranging from 36% to over 100%. The full results (see appendix) show improvements ranging from 5% to 247%.

3 Studies on the Automatic Extraction of ILP

Compiler techniques for extracting ILP include software pipelining [18, 14, 16], loop unrolling and trace scheduling [9]. Runtime techniques include speculative execution, conditional execution, and branch prediction [9]. One kind of machine which uses the parallelism found by compiler or runtime techniques is multiscalar machines [27]. Since relatively little attention has been given to using these techniques for programs which were not initially designed for a strictly serial processor, we mention one outstanding issue with respect to doing so. To run such programs efficiently, the hardware may need to have the ability to handle a number of concurrent threads in more efficient ways than in many existing machines. However, this is hardly a disadvantage in current times. In [10], Hennessy and Patterson imply that an increase in ability to efficiently handle multi-threading is already needed in the context of exploiting large amounts of parallelism which are extracted from serial code.

The literature reports numerous efforts to study and observe the amount of parallelism which can be automatically extracted from a program. For brevity, we elaborate only on works that measured the parallelism in the instruction trace of C or Fortran programs. Specifically, we focus on the works of [19, 26] that measured this parallelism using a simulator. Other works annotated the high level program, adding code so that data regarding parallelism is collected at runtime [17, 5]. When working with an instruction trace, The simulator analyzes the dependences for each instruction and determines accordingly the (earliest) parallel cycle in which the instruction can be executed. Each of these recent works makes several alternative assumptions regarding the ability of the simulated machine to extract parallelism. Each set of assumptions defines an *abstract machine model*, as explained earlier. The papers report their results with respect to each of their abstract machine models. Common to both Lam and Wilson's work and Wall's one are "aggressive" abstract machine models whose ability to extract parallelism exceeds the feasible. Such an abstract model is valuable as it provides a yardstick for the amount of parallelism which one could realistically expect. These two works consider also weaker abstract machine models, where less parallelism can be extracted.

Each of the most aggressive abstract machine models in [19, 26] assumes the following capabilities:

perfect branch prediction – At the beginning of the execution it is already known which path will be taken by every branch. Accuracy of current branch prediction techniques has been shown to exceed 85% for many applications [20, 12].

perfect memory disambiguation – At the beginning of the execution the contents of all address registers are already known. This becomes an issue in two different settings: (i) *Indirect memory accesses:* If these contents are not known in advance we must assume that all indirect memory accesses are to the same location, possibly enforcing false data dependences. Wall [26] refers to this problem as *the aliasing problem.* (ii) *Indirect jumps:* The lack of this foreknowledge would mean that all instructions after the jump cannot be executed until the target address is resolved.

perfect register renaming – Register storage dependences which are not required for preserving correctness of the original code can be eliminated by using register renaming techniques [9]. In order to guaranty elimination of *all* such dependences we must also assume having an unbounded number of registers.

These assumptions provide an upper bound on the possible amount of parallelism but are unrealistic since we are not aware of general ways to accomplish perfect branch prediction or perfect memory disambiguation without executing the program, and an unbounded number of registers is clearly unrealistic. Both studies show that any of several restrictions of these assumptions cuts the mean possible amount of parallelism by at least half. Austin and Sohi [2] use similar models, as well.

Wall measured the parallelism extracted from a suite of 18 programs under different abstract machine model assumptions. When assuming his aggressive "perfect" machine model, he found that the mean parallelism is 23.6 over the chosen suite of benchmarks. Lam and Wilson found a mean parallelism of 158.26 over a suite of seven non-numeric programs, with their similarly aggressive "oracle" model. Wall tried limiting the number of registers to 256, using branch prediction techniques which require a total of over 146 Kbytes of memory. Since perfect memory disambiguation is assumed, this model is still unrealistic, and yet the mean parallelism for this model was only 11.9. Lam and Wilson found a mean parallelism of 39.62 for a model with speculative execution, full control dependence analysis and pursuing multiple flows of control, all this while still assuming perfect memory disambiguation.

It is clear from the results of both studies that the amount of parallelism which can be extracted automatically is rather limited, even when we invest much hardware and software in the effort.

4 Measuring Parallelism

We used the LW simulator where possible. In particular, all the results in this paper concerning simulations of systems which are not based on explicit parallel programming, were obtained using the LW simulator. After describing this simulator, we review its enhancements for simulating two different systems that do allow explicit parallel programming: Section 4.2 describes one in which concurrent-writes take one parallel cycle and Section 4.3 slows this by queuing concurrent-write.

4.1 The LW Simulator

We worked with what we call the LW simulator, which was originally used in [19] to measure parallelism. Some of the basic results in the present paper were obtained using this simulator as is. Using *pixie* [24], the simulator produces the instruction trace of the program. It then analyzes the dependences and determines the parallel cycle in which to execute each instruction. Two major forms of dependence are taken into account – data dependences and control dependences. Regarding data dependences, only Read after Write (RAW) dependence is considered. Write after Write and Write after Read dependences can be removed by perfect register renaming techniques as explained in the previous section.

As for control dependences, the simulator pursues three possible techniques for relaxing control flow constraints - Control Dependence Analysis (CD), Executing Multiple Flows of Control (MF) and Speculation with Branch Prediction (SP). The branches are predicted based on statistics which are collected beforehand by running the simulated program with the same inputs to be used in the simulation. Let us consider an example to illustrate these three techniques.

```
1.        if ( a == 0 )
2.            b = 5;
3.        c = 7;
4.        if ( d == 0 )
5.            e = 3;
```

Note that there are no data dependences in this example. When using none of the above techniques, all the instructions will have to wait until line 1 is executed, since the compiler cannot tell whether the following instructions depend on the first branch. Line 5 will also have to wait until the result of the branch on line 4 is known.

Control Dependence Analysis determines the dependence of instructions on their preceding branches. When an instruction is not dependent on the preceding branch, it can be executed before the outcome of the branch is known. With CD the compiler can deduce that only line 2 depends on the outcome of the first branch, and the rest of the code could be executed disregarding this outcome. In this case we could execute line 3 in parallel with line 1. When we do not have the ability to execute multiple flows of control, we cannot follow a new branch until we have resolved all previous branches. Therefore as long as we do not have MF we must execute all branches in order. Thus Line 4 will have to wait until the first branch is resolved. Line 5 still has to wait for its preceding branch, since it is dependent upon it.

The capability to pursue Multiple Flows of Control allows us to fetch and execute instructions from different regions of code at the same time. Multiple Flows of Control are significant only when combined with Control Dependence Analysis which might discover parallelism across such regions. With MF we only have to execute branches in order if one is dependent on the other. In our example, using MF as well as CD would enable us to execute line 4 in parallel with line 1, since there is no control dependence between the two branches. Line 5 could then be executed in the following cycle.

With Speculation and Branch Prediction we try to predict the outcome of each branch and will execute instructions along the predicted path even before the branch has been resolved. If the prediction was wrong, we must start again on the correct path, therefore the instructions would actually wait for their preceding branch. Suppose in our example that the first branch was mispredicted but the second one was not. In this case we will have to execute the first branch before we can execute any of the following instructions (note that we are not using CD, so we do not know that line 3 is independent of the branch).

In the second cycle we can execute lines 2, 3 and 4 as well as line 5, since we assumed the second branch was correctly predicted.

Using different combinations of these three techniques, we can measure parallelism for seven abstract models of machines defined by Lam and Wilson in [19] as follows:

BASE – No technique used for relaxing control flow constraints.

CD – Using only control dependence analysis.

CD-MF – Using control dependence analysis and executing multiple flows of control.

SP – Using only speculation with branch prediction.

SP-CD – Using speculation with branch prediction and control dependence analysis.

SP-CD-MF – Using all three techniques for relaxing control flow constraints.

ORACLE – Assuming there are no control flow constraints at all, only data dependences are considered. The machine has *oracle* knowledge of the control flow.

(See [19] for more details and examples).

4.2 Enhancing the Simulator

To measure the parallelism which could be achieved by using a parallel programmer's model, we enhanced the LW simulator so that it would disregard dependences between those blocks of code that the programmer specified as executable in parallel. For example, given some serial code, suppose the programmer knows that the different instances of a loop are independent of each other. The programmer will be able to specify this loop as executable in parallel and the enhanced simulator will "understand" this specification.

The general thesis that led to this work [25] advocated that using a parallel programmer's model is worthwhile. In order to test this thesis in a meaningful way we need to present results which are as widely applicable as possible. Therefore, we do not suggest here a specific system which does this, but rather offer a general scheme of what needs to be done. Committing to a specific solution would have produced a less robust result, depending on too many ad-hoc parameters and thus not necessarily applicable to the general case.

To avoid defining a programming language and developing a specific compiler, we did the following. We analyzed the sequential machine code of our test program to identify the boundaries of the parallelizable blocks of code, and fed these boundaries directly to the enhanced simulator. In order to enable the simulator to parallelize these blocks, we made it disregard dependences among them. For each block we will consider only dependences coming from blocks which appeared earlier in the trace and which are *not* specified as parallel to this block.