Automating Efficient RAM-Model Secure Computation

Chang Liu    Yan Huang    Elaine Shi    Jonathan Katz    Michael Hicks
University of Maryland
College Park, Maryland 20742
Email: \{liuchang, yhuang, elaine, jkatz, mwh\}@cs.umd.edu

Abstract—RAM-model secure computation addresses the inherent limitations of circuit-model secure computation considered in almost all previous work. Here, we describe the first automated approach for RAM-model secure computation in the semi-honest model. We define an intermediate representation called SCVM and a corresponding type system suited for RAM-model secure computation. Leveraging compile-time optimizations, our approach achieves order-of-magnitude speedups compared to both circuit-model secure computation and the state-of-art RAM-model secure computation.

I. INTRODUCTION

Secure computation allows mutually distrusting parties to make collaborative use of their local data without harming privacy of their individual inputs. Since Yao’s seminal paper [30], research on secure two-party computation—especially in the semi-honest model we consider here—has flourished, resulting in ever more efficient protocols [4], [10], [15], [31] as well as several practical implementations [6], [11]–[13], [16], [20]. Since the first system for general-purpose secure two-party computation was built in 2004 [20], efficiency has improved substantially [4], [13].

Almost all previous implementations of general-purpose secure computation assume the underlying computation is represented as a circuit. While theoretical developments using circuits are sensible (and common), compiling typical programs, which assume a von Neumann-style Random Access Machine (RAM) model, to efficient circuits can be challenging. One significant challenge is handling dynamic memory accesses to an array in which the memory location being read/written depends on secret inputs. A typical program-to-circuit compiler typically makes an entire copy of the array upon every dynamic memory access, thus resulting in a huge circuit when the data size is large. Theoretically speaking, generic approaches for translating RAM programs into circuits incur, in general, \(O(TN)\) blowup in efficiency, where \(T\) is the program’s running time, and \(N\) is the memory size.

To address the above limitations, researchers have more recently considered secure computation that works directly in the RAM model [10], [19]. The key insight is to rely on Oblivious RAM (ORAM) [8] to enable dynamic memory access with poly-logarithmic cost, while preventing information leakage through memory-access patterns. Gordon et al. [10] observed a significant advantage of RAM-model secure computation (RAM-SC) in the setting of repeated sublinear-time queries (e.g., binary search) on a large database. By amortizing the setup cost over many queries, RAM-SC can achieve amortized cost asymptotically close to the run-time of the underlying program in the insecure setting.

A. Our Contributions

We continue work on secure computation in the RAM model, with the goal of providing a complete system that takes a program written in a high-level language and compiles it to a protocol for secure two-party computation of that program.\(^1\) In particular, we

- Define an intermediate representation (which we call SCVM) suitable for efficient two-party RAM-model secure computation;
- Develop a type system ensuring that any well-typed program will generate a RAM-SC protocol secure in the semi-honest model, if all subroutines are implemented with a protocol secure in the semi-honest model.
- Build an automated compiler that transforms programs written in a high-level language into a secure two-party computation protocol, and integrate compile-time optimizations crucial for improving performance.

We use our compiler to compile several programs including Dijkstra’s shortest-path algorithm, KMP string matching, binary search, and more. For moderate data sizes (up to the order of a million elements), our evaluation shows a speedup of 1–2 orders of magnitude as compared to standard circuit-based approaches for securely computing these programs. We expect the speedup to be even greater for larger data sizes.

B. Techniques

As explained in Sections II-A and III, the standard implementation of RAM-SC entails placing all data and instructions inside a single Oblivious RAM. The secure evaluation of one instruction then requires i) fetching instruction and data from ORAM; and ii) securely executing the instruction using a universal next-instruction circuit (similar to a machine’s ALU).

\(^1\)Note that Gordon et al. [10] do not provide such a compiler; they only implement RAM-model secure computation for the particular case of binary search.
This approach is costly since each step must be done using a secure-computation sub-protocol.

An efficient representation for RAM-SC. Our type system and SCVM intermediate representation are capable of expressing RAM-SC tasks more efficiently by avoiding expensive next-instruction circuits and minimizing ORAM operations when there is no risk to security. These language-level capabilities allow our compiler to apply compile-time optimizations that would otherwise not be possible. Thus, we not only obtain better efficiency than circuit-based approaches, but we also achieve order-of-magnitude performance improvements in comparison with straightforward implementations of RAM-SC (see Section VI-C).

Program-trace simulatability. A well-typed program in our language is guaranteed to be both instruction-trace oblivious and memory-trace oblivious. Instruction-trace obliviousness ensures that the values of the program counter during execution of the protocol do not leak information about secret inputs other than what is revealed by the output of the program. As such, the parties can avoid securely evaluating a universal next-instruction circuit, but can instead simply evaluate a circuit corresponding to the current instruction. Memory-trace obliviousness ensures that memory accesses observed by one party during the protocol’s execution similarly do not leak information about secret inputs other than what is revealed by the output. In particular, if access to some array does not depend on secret information (e.g., it is part of a linear scan of the array), then the array need not be placed into ORAM.

We formally define the security property ensured by our type system as program-trace simulatability. We define a mechanism for compiling programs to protocols that rely on certain ideal functionalities. We prove that if every such ideal functionality is instantiated with a semi-honest secure protocol computing that functionality, then any well-typed program compiles to a semi-honest secure protocol computing that program.

Additional language features. SCVM supports several other useful features. First, it permits reactive computations by allowing output not only at the end of the program’s execution, but also while it is in progress. Our notation of program-trace simulatability also fits this reactive model of computation.

SCVM also integrates state-of-the-art optimization techniques that have been suggested previously in the literature. For example, we support public, local, and secure modes of computation, a technique recently explored (in the circuit model) by Kerschbaum [15] and Rastogi et al. [24] Our compiler can identify and encode portions of computation that can be safely performed in the clear or locally by one of the parties, without incurring the cost of a secure-computation sub-protocol.

Our SCVM intermediate representation generalizes circuit-model approaches. For programs that do not rely on ORAM, our compiler effectively generates an efficient circuit-model secure-computation protocol. This paper focuses on the design of the intermediate representation language and type system for RAM-model secure computation, as well as the compile-time optimization techniques we apply. Our work is complementary to several independent, ongoing efforts focused on improving the cryptographic back end.

II. BACKGROUND AND RELATED WORK

A. RAM-Model Secure Computation

In this section, we review some background for RAM-model secure computation. Our treatment is adapted from that of Gordon et al. [10], with notation adjusted for our purposes. We compare our scheme against the one presented here in Section VI-C.

A key underlying building block of RAM-model secure computation is Oblivious RAM (ORAM) which was initially proposed by Goldreich and Ostrovsky [8] and later improved in a sequence of works [9], [17], [26], [27], [29]. ORAM is a cryptographic primitive that hides memory-access patterns by randomly reshuffling data in memory. With ORAM, each memory read or write operation incurs $\log n$ actual memory accesses.

We introduce some notation to describe the execution of a RAM program. We let $\text{mem}$ refer to the memory maintained by the program. We let $(\text{pc}, \text{raddr}, \text{waddr}, \text{rdata}, \text{reg}) \leftarrow U(I, \text{reg}, \text{rdata})$ denote a simple application of the next-instruction circuit (like a CPU’s ALU), taking as input the current instruction $I$, the current register contents $\text{reg}$, and a value $\text{rdata}$ (representing a value just fetched from memory), and outputting the next value of the program counter $\text{pc}$, an updated register file $\text{reg}$, a read address $\text{raddr}$, a write address $\text{waddr}$, and a value $\text{wdata}$ to write to location $\text{mem}[\text{waddr}]$.  

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>$\text{mem}[i]$</td>
<td>the memory value at index $i$</td>
</tr>
<tr>
<td>$\text{pc}$</td>
<td>the current program counter</td>
</tr>
<tr>
<td>$\text{reg}$</td>
<td>an $O(1)$-sized set of registers</td>
</tr>
<tr>
<td>$I$</td>
<td>an instruction</td>
</tr>
<tr>
<td>$U$</td>
<td>the next-instruction circuit</td>
</tr>
<tr>
<td>$\text{rdata}$</td>
<td>the last value read from memory</td>
</tr>
<tr>
<td>$\text{wdata}$</td>
<td>the value to write to memory</td>
</tr>
<tr>
<td>$\text{raddr}$</td>
<td>a read address</td>
</tr>
<tr>
<td>$\text{waddr}$</td>
<td>a write address</td>
</tr>
</tbody>
</table>

Existing RAM-model secure computation proceeds as in Figure 1. The entire memory denoted $\text{mem}$, containing both program instructions and data, is placed in ORAM, and the ORAM is secret-shared between the two participating parties as discussed above, e.g., using a simple XOR-based secret-sharing scheme. With ORAM, a memory access thus requires $\log n$ actual memory accesses. Alternatively, the server can hold an encryption of the ORAM array, and the client holds the key. The latter was done by Gordon et al. to ensure that one party holds only $O(1)$ state. All CPU states, including $\text{pc}$, $\text{reg}$, $I$, $\text{rdata}$, $\text{wdata}$, $\text{raddr}$, and $\text{waddr}$, are also secret-shared between the two parties.

In Figure 1, each step of the computation must be done using some secure computation sub-protocol. In particular, SC-U is a secure computation protocol that securely evaluates the universal next instruction circuit, and SC-ORAM is a secure computation protocol that securely evaluates the ORAM.
For $i = 1, 2, \ldots, t$ where $t$ is the maximum run-time of the program:

<table>
<thead>
<tr>
<th>Scenario</th>
<th>Potential benefits of RAM-model secure computation</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>Repeated sublinear queries over a large dataset (e.g., binary search, range query, shortest path query)</td>
</tr>
<tr>
<td>2</td>
<td>One-time computation over a large dataset</td>
</tr>
</tbody>
</table>

**TABLE I:** Two main scenarios and advantages of RAM-model secure computation

algorithm. For $\text{ORAM}.\text{Read}$, each party supplies a secret share of the $\text{raddr}$, and during the course of the protocol, the $\text{ORAM}.\text{Read}$ protocol will emit obfuscated addresses for each party to read from. At the end of the protocol, each party obtains a share of the fetched data. For $\text{ORAM}.\text{Write}$, each party supplies a secret share of $\text{waddr}$ and $\text{wdata}$, and during the course of the protocol, the $\text{ORAM}.\text{Read}$ protocol will emit obfuscated addresses for each party to write to, and secret shares of values to write to those addresses.

Scenarios for RAM-model secure computation. While Gordon et al. describe RAM-model secure computation mainly for the amortized setting, where repeated computations are carried out starting from a single initial dataset, we note that RAM-model secure computation can also be meaningful for one-time computation on large datasets, since a straightforward RAM-to-circuit compiler would incur linear (in the size of dataset) overhead for every dynamic memory access whose address depends on sensitive inputs. Table I summarizes the two main scenarios for RAM-model secure computation, and potential advantages of using the RAM model in these cases.

B. Other Related Work

Automating and optimizing circuit-model secure computation. As mentioned earlier, a number of recent efforts have focused on automating and optimizing secure computation in the circuit model. Intermediate representations for secure computation have been developed in the circuit model, e.g., [16]. Mardziel et al. [21] proposed a way to reason about the amount of information declassified by the result of a secure computation, and Rastogi et al. [24] used a similar analysis to infer intermediate values that can be safely declassified without revealing further information beyond what is also revealed by the output. These analyses can be applied to our setting as well (though their results would not necessarily be accepted by our type system, whose improved precision would be future work). Concurrently with our work, Rastogi et al. [23] developed Wysteria, a programming language for mixed mode secure multiparty computations, which consist of local computations intermixed with joint, secure ones. While this high-level idea is similar to our work, the details are very different. For example, they do not provide a simulatability theorem (they propose to accept results from the analysis of Rastogi et al. [24] ) and are focused more at usability.

Zahur and Evans [31] also attempted to address some of the drawbacks of circuit-model secure computation. Their approach, however, focuses on designing efficient circuit structures for specific data structures, such as stacks and queues, and do not generalize for arbitrary programs. Many of the programs we use in our experiments are not supported by their approach.

Trace-oblivious type systems. Our type system is trace-oblivious. Liu et al. [18] propose a memory-trace oblivious type system for a secure-processor application. In comparison, our program trace also includes instructions. Further, Liu et al. propose an indistinguishability-based trace-oblivious notion which is equivalent to a simulation-based notion in their setting. In the secure computation setting, however, an indistinguishability-based trace-oblivious notion is not equivalent to simulation-based trace obliviousness due to the declassification of computation outputs. We therefore define a simulation-based trace-oblivious notion in our paper which is necessary to ensure the security of the compiled two-party protocol. Other work has proposed type systems that track side channels as traces. For example, Agat’s work traces operations in order to avoid timing leaks [1].
universal next-instruction circuit $U$. This circuit has large size, since it must interpret every possible instruction. In our solution, we will avoid relying on a universal next-instruction circuit, and will instead arrange things so that we can securely evaluate instruction-specific circuits.

Note that it is not secure, in general, to reveal what instruction is being carried out at each step in the execution of some program. As a simple example, consider a branch over a secret value $s$:

$$
\text{if}(s) \; x[i] := a + b; \; \text{else} \; x[i] := a - b
$$

Depending on the value of $s$, a different instruction (i.e., add or subtract) will be executed. To mitigate such an implicit information leak, our compiler transforms a program to an instruction-trace oblivious counterpart, i.e., a program whose program-counter value (which determines which instruction will be executed next) does not depend on secret information. The key idea there is to use a $\text{mux}$ operation to rewrite a secret if-statement. For example, the above code can be re-factorized to the following:

$$
t1 := s; \\
t2 := a + b; \\
t3 := a - b; \\
t4 := \text{mux}(t1, t2, t3); \\
x[i] := t4
$$

At every point during the above computation, the instruction being executed is pre-determined, and so does not leak information about sensitive data. Instruction-trace obliviousness is similar to program-counter security proposed by Molnar et al. [22] (for a different application).

B. Memory-Trace Obliviousness

Using ORAM for memory accesses is also a heavyweight operation in RAM-model secure computation. The standard approach is to place all memory in a single ORAM, thus incurring $O(poly \log n)$ cost per data operation, where $n$ is a bound on the size of the memory.

In the context of securing remote execution against physical attacks, Liu et al. [18] recently observe that not all access patterns of a program are sensitive. For example, a $\text{findmax}$ program that sequentially scans through an array to find the maximum element has predictable access patterns that do not depend on sensitive inputs. We propose to apply a similar idea to the context of RAM-model secure computation. Our compiler performs static analysis to detect safe memory accesses that do not depend on secret inputs. In this way, we can avoid using ORAM when the access pattern is independent of sensitive inputs. It is also possible to store various subsets of memory (e.g., different arrays) in different ORAMs, when information about which portion of memory (e.g., which array) is being accessed does not depend on sensitive information.

C. Mixed-Mode Execution

We also use static analysis to partition a program into code blocks, and then for each code block use either a public, local, or secure mode of execution (described next). Computation in public or local modes avoids heavyweight secure computation. In the intermediate language, each statement is labeled with its mode of execution.

Public mode. Statements computing on publicly-known variables or variables that have been declassified in the middle of program execution can be performed by both parties independently, without having to resort to a secure-computation protocol. Such statements are labeled $P$. For example, the loop iterators (in lines 1, 3, 10) in Dijkstra’s algorithm (see Figure 2) do not depend on secret data, and so each party can independently compute them.

Local mode. For statements computing over Alice’s variables, public variables, or previously declassified variables, Alice can perform the computation independently without interacting with Bob (and vice versa). Here we crucially rely on the fact that we assume semi-honest behavior. Alice-local statements are labeled $A$, and Bob-local statements are labeled $B$.

Secure mode. All other statements that depend on variables that must be kept secret from both Alice and Bob will be computed using secure computation, making ORAM accesses along the way if necessary. Such statements are labeled $0$ (for “oblivious”).

D. Example: Dijkstra’s Algorithm

In Figure 2, we present a complete compilation example for part of Dijkstra’s algorithm. Here one party, Alice, has a private graph represented by a pairwise edge-weight array $e$, and the other party, Bob, has a private source/destination pair. Bob wishes to compute the shortest path between his source and destination in Alice’s graph. The figure shows the code that computes shortest paths (Bob’s inputs are elided).

Our specific implementation of Dijkstra’s algorithm uses three arrays, a $\text{dis}$ array which keeps track of the current shortest distance from the source to any other node; an edge-weight array $\text{orame}$ which is initialized by Alice’s local array $e$, and an indicator array $\text{vis}$, denoting whether each node has been visited. In this case, our compiler places arrays $\text{vis}$ and $e$ in separate ORAMs, but does not place array $\text{dis}$ in ORAM since access to $\text{dis}$ always follows a sequential pattern.

Note that parts of the algorithm can be computed publicly. For example, all the loop iterators are public values; therefore, loop iterators need not be secret-shared, and each party can independently compute the current loop iteration. The remaining parts of program all require ORAM accesses; therefore, our compiler annotates these instructions to be run in secure mode, and generates equivalent instruction- and memory-trace oblivious target code.

IV. SCVM LANGUAGE

This section presents SCVM, our language for RAM-model secure computation, and presents our formal results.

In Section IV-A, we present SCVM’s formal syntax. In Section IV-B, we give a formal, ideal world semantics for SCVM that forms the basis of our security theorem. Informally, each party provides their inputs to an ideal functionality $F$.
for(i = 0; i < n; ++i) {
    int bestj = -1; bestdis = -1;
    for(int j=0; j<n; ++j) {
        if( !vis[j] && (bestj < 0 || dis[j] < bestdis)) {
            bestj = j;
            bestdis = dis[j];
        }
        vis[bestj] = 1;
    }
    for(int j=0; j<n; ++j) {
        if( !vis[j] && (bestj < 0 || e[bestj][j] < dis[j])) {
            dis[j] = bestdis + e[bestj][j];
        }
    }
}

11

Fig. 2: Compilation example: Part of Dijkstra’s shortest-path algorithm. The code on the left is compiled to the annotated code on the right. Array variable \( \text{oram} \) is Alice’s local input array containing the graph’s edge weights; Bob’s input, a source/destination pair, is not used in this part of the algorithm. Array variables \( \text{vis} \) and \( \text{oram} \) are placed in ORAMs. Array variable \( \text{dis} \) is placed in non-oblivious (but secret-shared) memory. (Prior to the shown code, \( \text{vis} \) is initialized to all zeroes except that \( \text{vis[source]} \) —where source is Bob’s input—is initialized to 1, and \( \text{dis[i]} \) is initialized to \( \text{e[source][i]} \).) Variables \( \text{N} \), \( i \), \( j \) and others boxed in white background are public variables. All other variables are secret-shared between the two parties.

that computes the result and returns to each party its result and a trace of events it is allowed to see; these events include instruction fetches, memory accesses, and declassification events, which are results computed from both parties’ data. Section IV-C formally defines our security property, \( \Gamma \)-simulatability. Informally, a program is secure if each party, starting with its own inputs, memory, the program code, and its trace of declassification events, can simulate (in polynomial time) its observed instruction traces and memory traces without knowing the other party’s data. We present a type system for SCVM programs in Section IV-D, and in Theorem 1 prove that well-typed programs are \( \Gamma \)-simulatable. Theorem 2 additionally shows that well-typed programs will not get stuck, e.g., because one party tries to access memory unavailable to it. Finally, in Section IV-E we define a hybrid world functionality that more closely models SCVM’s implemented semantics using ORAM, garbled circuits, etc. and prove that for \( \Gamma \)-simulatable programs, the hybrid-world protocol securely implements the ideal functionality. The formal results are summarized in Figure 3.

A. Syntax

The syntax of SCVM is given in Figure 4. In SCVM, each variable and statement has a security label from the lattice \( \{P, A, B, \emptyset\} \), where \( \sqsubseteq \) is defined to be the smallest partial order such that \( P \sqsubseteq I \sqsubseteq \emptyset \) for \( I \in \{A, B\} \). The label of each variable indicates whether its memory location should be public, known to either Alice or Bob (only), or secret. For readability, we do not distinguish between oblivious secret arrays and non-oblivious secret arrays at this point, and simply assume that all secret arrays are oblivious. Support for non-oblivious, secret arrays will be added in Section V.
Variables \( x, y, z \in \text{Vars} \)
Security Labels \( l \in \text{SecLabels} = \{ P, A, B, 0 \} \)
Numbers \( n \in \text{Nat} \)
Operation \( op ::= + \mid - \mid \ldots \)
Expressions \( e ::= x \mid n \mid op \ x \mid x[x] \mid \text{mux}(x, x, x) \)
Statements \( s ::= \text{skip} \mid x::= e \mid x[x] := x \mid \text{if}(x) \) then \( S \) else \( S \) \)
while \( (x) \) do \( S \) \)
Labeled Statements \( S ::= l: s \mid S; S \)

Fig. 4: Syntax of SCVM

An information-flow control type system, which we discuss in Section IV-D, enforces that information can only flow from low (i.e., lower in the partial order) security variables to high in Section IV-D, enforces that information can only flow from low (i.e., lower in the partial order) security variables to high security variables. For example, for a statement \( x ::= y \) to be secure, \( y \)'s security label should be less than or equal to \( x \)'s security label. An exception is the declassification statement \( x ::= \text{declass}(y) \) which may declassify a variable \( y \) labeled \( 0 \) to a variable \( x \) with lower security label \( l \).

The label of each statement indicates the statement’s mode of execution. A statement with the label \( P \) is executed in public mode, where both Alice and Bob can see its execution. A statement with the label \( A \) or \( B \) is executed in local mode, and is visible to only Alice or Bob, respectively. A statement with the label \( 0 \) is executed securely, so both Alice and Bob know the statement was executed but do not learn the underlying values that were used.

Most SCVM language features are standard. We highlight the statement \( x ::= \text{oram}(y) \), by which variable \( x \) is assigned to an ORAM initialized with array \( y \)'s contents, and the expression \( \text{mux}(x_0, x_1, x_2) \), which evaluates to either \( x_1 \) or \( x_2 \), depending on whether \( x_0 \) is \( 0 \) or \( 1 \).

B. Semantics

We define a formal semantics for SCVM programs which we think of as defining a computation carried out, on Alice and Bob’s behalf, by an ideal functionality \( \mathcal{F} \). However, as we fore-shadow throughout, the semantics is endowed with sufficient structure that it can be interpreted as using the mechanisms (like ORAM and garbled circuits) described in Sections II and III. We discuss such a hybrid world interpretation more carefully in Section IV-E and prove it also satisfies our security properties.

Memories and types. Before we begin, we consider a few auxiliary definitions given in Figure 5. A memory \( M \) is a partial map from variables to value-label pairs. The value is either a natural number \( n \) or an array \( a \), which is a partial map from naturals to naturals. The security labels \( l \in \{ P, A, B, 0 \} \) indicate the conceptual visibility of the value as described earlier. Note that in a real-world implementation, data labeled \( 0 \) is stored in ORAM and secret-shared between Alice and Bob, while other data is stored locally by Alice or Bob. We sometimes find it convenient to project memories whose values are visible at particular labels:

**Definition 1** (L-projection). Given memory \( M \) and a set of security labels \( L \), we write \( M[L] \) as \( M \)'s L-projection, which is itself a memory such that for all \( x \), \( M[L](x) = (v, l) \) if and only if \( M(x) = (v, l) \) and \( l \in L \).

We define types \( \text{Nat} \) and \( \text{Array} \) \( l \), for numbers and arrays, respectively, where \( l \) is a security label. A type environment \( \Gamma \) associates variables with types, and we interpret it as a partial map. We sometimes consider when a memory is consistent with a type environment \( \Gamma \):

**Definition 2** (\( \Gamma \)-compatibility). We say a memory \( M \) is \( \Gamma \)-compatible if and only if for all \( x \), when \( M(x) = (v, l) \), then \( v \in \text{Nat} \Leftrightarrow \Gamma(x) = \text{Nat} \) and \( v \in \text{Array} \Leftrightarrow \Gamma(x) = \text{Array} \).

Ideal functionality. Once Alice and Bob have agreed on a program \( S \), we imagine an ideal functionality \( \mathcal{F} \) that executes \( S \). Alice and Bob send to \( \mathcal{F} \) memories \( M_A \) and \( M_B \), respectively. Alice’s memory contains data labeled \( A \) and \( P \), while Bob’s memory contains data labeled \( B \) and \( P \). (Data labeled \( 0 \) is only constructed during execution.) \( \mathcal{F} \) then proceeds as follows:

1) It checks that \( M_A \) and \( M_B \) agree on \( P \)-labeled values, i.e., that \( M_A[[P]] = M_B[[P]] \). It also checks that they do not share any \( k/B \)-labeled values, i.e., the domain of \( M_A[[A]] \) and the domain of \( M_B[[B]] \) do not intersect. If either of these conditions fail, \( \mathcal{F} \) notifies both parties and aborts the execution. Otherwise, it constructs memory \( M \) from \( M_A \) and \( M_B \):

\[
M = \{ x \mapsto (v, l) \mid M_A[[\{A,P\}]](x) = (v, l) \} \cup M_B[[\{B\}]](x) = (v, l) \}
\]

2) \( \mathcal{F} \) executes \( S \) according to semantics rules having the form \( \langle M, S \rangle \overset{(i_0, i_1, i_2, i_3)}{\rightarrow} \langle M', S' \rangle : D \). This judgment states that starting in memory \( M \), statement \( S \) runs, producing a new memory \( M' \) and a new statement \( S' \) (representing the partially executed program) along with instruction traces \( i_0 \) and \( I_1 \), memory traces \( i_2 \) and \( i_3 \), and declassification event \( D \). We discuss these traces/events shortly. The ideal execution will produce one of three outcomes (or fail to terminate):

- \( \langle M, S \rangle \overset{(i_0, i_1, i_2, i_3)}{\rightarrow} \langle M', S' \rangle : D \) where \( D = (d_a, d_b) \). In this case, \( \mathcal{F} \) outputs \( d_a \) to Alice, and \( d_b \) to Bob. Then \( \mathcal{F} \) sets \( M \) to \( M' \) and to \( S' \) and re-executes step 2.

- \( \langle M, S \rangle \overset{(i_0, i_1, i_2, i_3)}{\rightarrow} \langle M', l : \text{skip} \rangle : \varepsilon \). In this case, \( \mathcal{F} \) notifies both parties that computation finished successfully.

- \( \langle M, S \rangle \overset{(i_0, i_1, i_2, i_3)}{\rightarrow} \langle M', S' \rangle : \varepsilon \) where \( S' \neq l : \text{skip} \). In this case, \( \mathcal{F} \) aborts and notifies both parties.

Notice that the only communications between \( \mathcal{F} \) and each party about the computation are declassifications \( d_a \) and \( d_b \) (to Alice and Bob, respectively) and notification of termination. This is because we assume that secure programs will always explicitly declassify their final output (and perhaps intermediate outputs, e.g., when processing multiple queries), while
The formal semantics incorporate the memory traces. Instruction traces generated by a branching statement are denoted \( \epsilon \). Memory-trace equivalence is defined similarly to instruction-trace equivalence.

Finally, each declassification executed by the program produces a declassification event \( (d_a, d_b) \), where Alice learns the declassification \( d_a \) and Bob learns \( d_b \). There is also an empty declassification event \( e \), which is used for non-declassification statements. Given a declassification event \( D = (d_a, d_b) \), we write \( D[A] \) to denote Alice’s declassification \( d_a \) and \( D[B] \) to denote Bob’s declassification \( d_b \).

**Semantics rules.** Now we turn to the semantics, which consists of two judgments. Figure 6 defines rules for the judgment \( l \vdash (M, e) \xrightarrow{t_1, t_2} v \), which states that in mode \( l \), under memory \( M \), expression \( e \) evaluates to \( v \). This evaluation produces memory trace \( t_a \) (resp., \( t_b \)) for Alice (resp., Bob). Which memory trace event to emit is chosen using the function \( \text{select} \), which is defined in Figure 5. The security label \( l \) is passed in by the corresponding assignment statement (i.e., \( l : x := e \) or \( l : y[x_1] := x_2 \)). If \( l = A \) or \( B \), then the accesses to public variables are not observable to the other party, whereas if \( l = 0 \) then both parties know that an access took place; the \( l^* \) label defined in E-Var and E-Array ensures the proper visibility of such events. Note the E-Array rule uses the \( \text{get()} \) function to retrieve an element from an array; this function will return a default value 0 if the index is out of bounds. Most elements of the rules are otherwise straightforward.

Figure 7 defines rules for the judgment \( (M, S) \xrightarrow{t_{ab}, t_{ba}, t_b} (M', S') : D \), which says that under memory \( M \), the statement \( S \) reduces to memory \( M' \) and statement \( S' \); while producing instruction trace \( t_a \) (resp., \( t_b \)) and memory trace \( t_{ab} \) (resp., \( t_{ba} \)) for Alice (resp., Bob), and generating declassification \( D \). Most rules are standard, except for handling memory traces and instruction traces. Instruction traces are handled using function \( \text{inst} \) defined in Figure 5. This function is defined such that if the label \( l \) of a statement is \( A \) or \( B \), then the other party cannot observe the statement; otherwise, both parties observe the statement.

A skip statement generates empty instruction traces and memory traces for both parties regardless of its label. An assignment statement first evaluates the expression to assign, and if the value is read or written. Operations on public variables generate memory event \( \text{read}(x, v) \) or \( \text{write}(x, v) \). To initialize an ORAM from a public array will access each item in the array, so a sequence of \( \text{readarr}(x, i, m(i)) \) for \( i = 0, \ldots, |m| - 1 \), is visible to both Alice and Bob. We use \( \text{arr}(x, m) \) to indicate such a sequence of memory events.

- \( A/B \): Operations on Alice’s secret arrays generate memory event \( \text{readarr}(x, n, v) \) or \( \text{writearr}(x, n, v) \) visible to Alice only. Operations on Alice’s secret variables generate memory event \( \text{read}(x, v) \) or \( \text{write}(x, v) \) visible to Alice only. Initializing an ORAM from Alice’s secret array generate memory events \( \text{arr}(x, m) \) visible to Alice only. Operations on Bob’s secret arrays/variables are handled similarly.

- \( 0 \): Operations on a secret array generate memory event \( x \) visible to both Alice and Bob, containing only the variable name, but not the index or the value. A special case is the initialization of ORAM bank \( x \) with \( y \)’s value: a memory trace \( y \), but not its content, is observed.
and its trace and the write event constitute the memory trace for this statement. Note that expression is evaluated using the label \( l \) of the assignment statement as per the discussion of E-Var and E-Array above.

Declassification \( x := \text{declass}(y) \) declassifies a secret variable \( y \) (labeled 0) to a non-secret variable \( x \) (not labeled 0). Both Alice and Bob will observe that \( y \) is accessed (as defined by \( t_a \) and \( t_b \)), whereas the label \( l \) of variable \( x \) determines who sees the declassified value as indicated by the declassification event \( D \).

ORAM initialization produces a shared, secret array \( x \) from an array \( y \) provided by one party. Thus, the security label of \( x \) must be 0, and the security label of \( y \) may not be 0. This rule implies that the party who holds \( y \) will observe memory events \( arr(y, m) \), and then both parties can observe access to \( x \).

Rule S-ArrAss handles an array assignment. Similar to rule E-Array, out-of-bounds indices are ignored (cf. the \( \text{set}(t) \) function in Figure 5). For if-statements and while-statements, no memory traces are observed other than those observed from evaluating the guard \( x \).

Rule S-Seq sequences execution of two statements in the obvious way. Finally, rule S-Concat says that if \( \langle M, S \rangle \xrightarrow{(i_a, t_a, i_b, t_b)} \langle M'', S'' \rangle : D \), the transformation may perform one or more small-step transformations that generate no declassification.

C. Security

The ideal functionality \( F \) defines the baseline of security, emulating a trusted third party that runs the program using Alice and Bob's data, directly revealing to them only the explicitly declassified values. In a real implementation run directly by Alice and Bob, however, each party will see additional events of interest, in particular an instruction trace and a memory trace (as defined by the semantics). Importantly, we want to show that these traces provide no additional information about the opposite party’s data beyond what each party could learn from observing \( F \). We do this by proving that in fact these traces can be simulated by Alice and Bob using their local data and the list of declassification events provided by \( F \). As such, revealing the instruction and memory traces (as in a real implementation) provides no additional useful information.

We call our security property \( \Gamma \)-\textit{simulatibility}. To state this property formally, we first define a multi-step version of our statement semantics:

\[
\begin{align*}
(M, P) & \xrightarrow{\Gamma,(i_a, t_a, i_b, t_b)} (M_n, P_n) : D_1, \ldots, D_n & n \geq 0 \\
(M_n, P_n) & \xrightarrow{(i_a, t_a, i_b, t_b)} (M', P') : D' \\
D' \neq \epsilon \lor P' = l : \text{skip} & \\
(M, P) & \xrightarrow{\Gamma,(i_a, t_a, i_b, t_b)} (M', P') : D_1, \ldots, D_n, D'
\end{align*}
\]

This allows programs to make multiple declassifications, accumulating them as a trace, while remembering only the most recent instruction and memory traces and ensuring that intermediate memories are \( \Gamma \)-compatible.

**Definition 3 (\( \Gamma \)-simulatibility).** Let \( \Gamma \) be a type environment, and \( P \) a program. We say \( P \) is \( \Gamma \)-simulatable if there exist simulators \( \text{sim}_A \) and \( \text{sim}_B \), which run polynomial time in the data size, such that for all \( M, i_a, t_a, i_b, t_b, M', P', D_1, \ldots, D_n \), if \( \langle M, P \rangle \xrightarrow{\Gamma,(i_a, t_a, i_b, t_b)} (M', P') : D_1, \ldots, D_n, \) then

\[
\text{sim}_A(M[[\{P, A\}], D_1[A], \ldots, D_{n-1}[A]]) \equiv (i_a, t_a) \quad \text{and} \quad \text{sim}_B(M[[\{P, B\}], D_1[B], \ldots, D_{n-1}[B]]) \equiv (i_b, t_b).
\]

Intuitively, if \( P \) is \( \Gamma \)-simulatable there exists a simulator \( \text{sim}_A \) that, given public data \( M[[\{P\}]\), Alice’s secret data \( M[[\{A\}]\), and all outputs \( D_1[A], \ldots, D_{n-1}[A] \) declassified to Alice so far, can compute the instruction traces \( i_a \) and memory traces \( t_a \) produced by the ideal semantics up until the next declassification event \( D_n \), regardless of the values of Bob’s secret data.

Note that \( \Gamma \)-simulatability is termination insensitive, and information may be leaked based upon whether a program terminates or not [3]. However, as long as all runs of a program are guaranteed to terminate (as is typical for programs run in secure-computation scenarios), no information leakage occurs.
D. Type System

This section presents our type system, which we prove ensures \( \Gamma \)-simulatability. There are two judgments, both defined in Figure 8. The first, written \( \Gamma \vdash e : \tau \), states that under environment \( \Gamma \), expression \( e \) evaluates to type \( \tau \). The second judgment, written \( \Gamma, pc \vdash S \), states that under environment \( \Gamma \) and a label context \( pc \), a labeled statement \( S \) is type-correct. Here, \( pc \) is a label that describes the ambient control context; \( pc \) is set according to the guards of enclosing conditionals or loops. Note that since a program cannot execute an if-statement or a while-statement whose guard is secret, \( pc \) can be one of \( P \), \( A \), or \( B \), but not 0. Intuitively, if \( pc \) is \( A \) (resp., \( B \)), then the statement is part of Alice’s (resp., Bob’s) local code. In general, for a labeled statement \( S = l : s \) we enforce the invariant \( pc \sqsubseteq l \), and if \( pc \neq P \), then \( pc = l \). So in doing so, we ensure that if the security label of a statement is \( A \) (including if-statements and while-statements), then all nested statements also have security label \( A \), thus ensuring they are only visible to Alice. On the other hand, under a public context, the statement label is unrestricted.

Now we consider some interesting aspects of the rules. Rule T-Assign requires \( pc \sqcup l' \sqsubseteq l \), as is standard: \( pc \sqsubseteq l \) prevents implicit flows, and \( l' \sqsubseteq l \) prevents explicit ones. We further restrict that \( \Gamma(x) = \text{Nat} \ l \), i.e., the assigned variable should have the same security label as the instruction label. Rule T-ArrAss and rule T-Array require that for an array expression \( y[x] \), the security label of \( x \) should be lower than the security label of \( y \). For example, if \( x \) is Alice’s secret variable, then \( y \) should be either Alice’s local array, or an ORAM shared between Alice and Bob. If \( y \) is Bob’s secret variable, or a public variable, then Bob can observe which indices are accessed, and then infer the value of \( x \). In the example from Figure 2, the array access \( \text{vis} \{ \text{bestj} \} \) on line 9 requires that \( \text{vis} \) be an ORAM variable since \( \text{bestj} \) is.

For rules T-Declass and T-ORAM, since declassification and ORAM initialization statements both require secure computation, we restrict the statement label to be 0. Since these two statements cannot be executed in Alice’s or Bob’s local mode, we restrict that \( pc = P \).

Rule T-Cond deals with if-statements; T-While handles while loops similarly. First of all, we restrict \( pc \sqsubseteq l \) and \( \Gamma(x) = \text{Nat} l \) for the same reason as above. Further, the rule forbids \( l \) to be equal to 0 to avoid an implicit flow revealed by the program’s control flow. An alternative way to achieve instruction- and memory- trace obliviousness is through padding [18]. However, in the setting of secure-computation, padding achieves the same performance as rewriting a secret-branching statement into a \textbf{mux} (or a sequence of them). And, using padding would require reasoning about trace patterns, a complication our type system avoids.

A well-typed program is \( \Gamma \)-simulatable:

**Theorem 1.** If \( \Gamma, pc \vdash S \), then \( S \) is \( \Gamma \)-simulatable.
\[ \Gamma \vdash e : \tau \]

\[ \begin{array}{l}
\text{T-Var} \quad \Gamma (x) = \text{Nat } l \\
\Gamma \vdash x : \text{Nat } l \\
\hline
\text{T-Const} \quad \Gamma \vdash n : \text{Nat } P \\
\hline
\text{T-Op} \quad \Gamma (x_1) = \text{Nat } l_1, \quad \Gamma (x_2) = \text{Nat } l_2 \\
\Gamma \vdash x_1 \ op \ x_2 : \text{Nat } l_1 \sqcup l_2 \\
\hline
\text{T-Array} \quad \Gamma (y) = \text{Array } l_1 \\
\Gamma (x) = \text{Nat } l_2, \quad l_3 \sqsubseteq l_1 \\
\Gamma \vdash y[x] : \text{Nat } l_1 \\
\hline
\text{T-Mux} \quad \Gamma (x_i) = \text{Nat } l_i, \quad i = 1, 2, 3 \\
l = l_1 \sqcup l_2 \sqcup l_3 \\
\Gamma \vdash \text{mux}(x_1, x_2, x_3) : \text{Nat } l \\
\hline
\end{array} \]

\[ \Gamma, pc \vdash S \]

\[ \begin{array}{l}
\text{T-Skip} \quad \Gamma, pc \vdash \text{l : skip} \\
\quad \text{pc \neq P} \Rightarrow pc = l \\
\hline
\text{T-Assign} \quad \Gamma (x) = \text{Nat } l \\
\quad pc \sqcup l' \sqsubseteq l \quad \text{pc \neq P} \Rightarrow \text{pc} = \text{pc} \\
\quad \Gamma, pc \vdash l : x := e \\
\hline
\text{T-Declass} \quad \Gamma, pc \vdash 0 : x := \text{declass}(y) \\
\quad pc = P \\
\quad \Gamma (x) = \text{Array } l \\
\quad l \neq 0 \\
\hline
\text{T-ORAM} \quad \Gamma, pc \vdash 0 : x := \text{oram}(y) \\
\quad pc = P \\
\quad \Gamma (x) = \text{Array } l \\
\quad l \neq 0 \\
\hline
\text{T-ArrayAss} \quad \Gamma (y) = \text{Array } l \\
\quad \Gamma (x_1) = \text{Nat } l_1 \\
\quad \Gamma (x_2) = \text{Nat } l_2 \\
\quad pc \sqcup l_1 \sqcup l_2 \sqsubseteq l \\
\quad pc \neq P \Rightarrow \text{pc} = \text{pc} \\
\quad \Gamma, pc \vdash l : y[x_1] := x_2 \\
\hline
\text{T-Cond} \quad \Gamma, pc \vdash l : \text{if}(x) \text{then } S_1 \text{else } S_2 \\
\quad pc \neq P \Rightarrow pc = \text{pc} \\
\quad \Gamma, l \vdash S \\
\hline
\text{T-While} \quad \Gamma, pc \vdash l : \text{while}(x) \text{do } S \\
\quad pc \neq P \Rightarrow pc = \text{pc} \\
\quad \Gamma, pc \vdash S_1; S_2 \\
\hline
\end{array} \]

Fig. 8: Type System for SCVM

Notice that some rules allow a program to get stuck. For example, in rule S-ORAM, if the statement is \( l : x := \text{oram}(y) \) but \( l \neq 0 \), then the program will not progress. We define a property called \( \Gamma \)-progress that formalizes the notion of a program that never gets stuck.

Definition 4 (\( \Gamma \)-progress). Let \( \Gamma \) be a type environment, and let \( P = P_0 \) be a program. We say \( P \) enjoys \( \Gamma \)-progress if for any \( \Gamma \)-compatible memories \( M_0, \ldots, M_n \) for which \( \langle M_j, P_j \rangle \xrightarrow{(i_j', t_a', i_b', t_b')} \langle M_{j+1}, P_{j+1} \rangle : D^j \) for \( j = 0, \ldots, n - 1 \), either \( P_n = l : \text{skip} \), or there exist \( i_a', t_a', i_b', t_b', M', P' \) such that \( \langle M_n, P_n \rangle \xrightarrow{(i_a', t_a', i_b', t_b', i_a, t_a, i_b, t_b)} \langle M', P' \rangle : D' \).

\( \Gamma \)-progress means, in particular, that the third bullet in step (2) of the ideal functionality (Section IV-B) does not occur for type-correct programs.

A well-typed program never gets stuck:

**Theorem 2.** If \( \Gamma, P \vdash S \), then \( S \) enjoys \( \Gamma \)-progress.

Proofs of both theorems above can be found in Appendix A.

E. From SCVM Programs to Secure Protocols

Let \( P \) be a program, and let \( F \) be the ideal functionality based on this program as described earlier. Here we define a hybrid-world protocol \( \pi^\Pi \) based on \( P \), where \( G = \langle F_{op}, F_{mux}, F_{oram}, F_{declass} \rangle \) is a fixed set of ideal functionalities that implement simple binary operations (\( F_{op} \)), a MUX operation (\( F_{mux} \)), ORAM access (\( F_{oram} \)), and declassification (\( F_{declass} \)). Input to each of these ideal functionalities can either be Alice or Bob’s local inputs, public inputs, and/or the shares of secret inputs (each shared by Alice and Bob respectively). Each ideal functionality is explicitly parameterized by the types of the inputs. Further, except for \( F_{declass} \) which performs an explicit declassification, all other ideal functionalities return shares of the computation or memory fetch result to Alice and Bob, respectively. Further details of the ideal functionalities are given in Appendix C, along with formal definitions of the simulator and hybrid world semantics.

Informally, the hybrid world protocol \( \pi^\Pi \) runs as follows:

1) Alice and Bob first agree on public values, ensuring that \( M_A([\{P]\}) = M_B([\{P]\]) \). During the protocol each maintains a declassification list, for keeping track of previously declassified values, and a secret memory that contains shares of secret (non-ORAM) variables. To start both the lists and memories are empty, i.e., \( \text{decls}_A := \text{decls}_B := \{\} \).

2) Alice runs her simulator (locally) on her initial memory to obtain \( \langle i_a, t_a \rangle = \text{sim}_A(M_A, \text{decls}_A) \), where \( i_a \) and \( t_a \) cover the portion of the execution starting from just after the last provided declassification (i.e., the final \( d_a \) in the list \( \text{decls}_A \)) up to the next declassification instruction or the terminating \( \text{skip} \) statement. Bob does likewise to get \( \langle i_b, t_b \rangle = \text{sim}_B(M_B, \text{decls}_B) \).

3) Alice executes the instructions in \( i_a \) using the hybrid-world semantics, which reads (and writes) secret shares from (to) \( M_A^2 \) and obtains the values of other reads from events observed in \( t_a \). Bob does similarly with \( i_b, M_B^2 \) and \( t_b \). The semantics covers three cases:

- If an instruction in \( i_a \) is labeled \( P \), then so is the corresponding instruction in \( i_b \). Both parties execute the instruction.

- If an instruction in \( i_a \) is labeled \( A \), then Alice executes this instruction locally. Bob does similarly for instructions labeled \( B \).
If an instruction in $i_a$ is labeled $0$, then so is the corresponding instruction in $i_b$. Alice and Bob call the appropriate ideal-world functionality from $G$ to execute this statement. If the instruction is a declassification, then $F_{\text{declass}}$ will generate an event $(d_a, d_b)$.

4) If the last instruction executed in step 3 is a declassification, then Alice appends her declassification to her local declassification list (i.e., $\text{decls}_A := \text{decls}_A + [d_a]$), and Bob does likewise; then both repeat step 2. Otherwise, the protocol completes.

We have proved that if $P$ is $\Gamma$-simulatable, then $\pi^G$ securely implements $F$ against semi-honest adversaries.

**Theorem 3.** (Informally) Let $P$ be a program, $F$ the ideal functionality corresponding to $P$, and $\pi^G$ the protocol corresponding to $P$ as described above. If $P$ is $\Gamma$-simulatable, then $\pi^G$ securely implements $F$ against semi-honest adversaries in the $G$-hybrid model.

Using standard composition results for cryptographic protocols, we obtain as a corollary that if all ideal functionalities in $G$ are implemented by semi-honest secure protocols, the resulting (real-world) protocol securely implements $F$ against semi-honest adversaries.

A formal definition of $\pi^G$, formal theorem statement, and a proof of the theorem can be found in Appendix C.

V. Compilation

We informally discuss how to compile an annotated C-like source language into a SCVM program. An example of our source language is:

```c
int sum(alice int x, bob int y) {
    return x < y ? 1 : 0;
}
```

The program’s two input variables, $x$ and $y$, are annotated as Alice’s and Bob’s data, respectively, while the unannotated return type `int` indicates the result will be known to both Alice and Bob. Programmers need not annotate any local variables. To compile such a program into a SCVM program, the compiler takes the following steps.

**Typing the source language.** As just mentioned, source level types and initial security label annotations are assumed given. With these, the type checker infers security labels for local variables using a standard security type system [25] using our lattice (Section IV-D). If no such labeling is possible without violating security (e.g., due to a conflict in the initial annotation), the program is rejected.

**Labeling statements.** The second task is to assign a security label to each statement. For assignment statements and array assignment statements, the label is the least upper bound of all security labels of the variables occurring in the statement. For an if-statement or a while-statement, the label is the least upper bound of all security labels of the guard variables, and all security labels in the branches or loop body.

**On secret branching.** The type system defined in Section IV-D will reject an if-statement whose guard has security label $0$. As such, if the program branches on secret data, we must compile it into if-free SCVM code, using $\text{mux}$ instructions. The idea is to execute both branches, and use $\text{mux}$ to activate the relevant effects, based on the guard. To do this, we convert the code into Static-Single-Assignment form (SSA) [2], and then replace occurrences of the $\phi$-operator with a $\text{mux}$. The following example demonstrates this process:

```c
if(s) then x:=1; else x:=2;
```

The SSA form of the above code is

```c
if(s) then x1:=1; else x2:=2; x:=phi(x1, x2);
```

Then we eliminate the if-structure and substitute the $\phi$-operator to achieve the final code:

```c
x1:=1; x2:=2; x:=mux(s, x1, x2)
```

(Note that, for simplicity, we have omitted the security labels on the statements in the example.)

**On secret while loops.** The type system requires that while loop guards only reference public data, so that the number of iterations does not leak information. A programmer can work around this restriction by imposing a constant bound on the loop; e.g., manually translating while $(s)$ do $S$ to while $(p)$ do if $(s)$ $S$ else skip, where $p$ defines an upper bound on the number of iterations.

**Declassification.** The compiler will emit a declassification statement for each return statement in the source program. To avoid declassifying in the middle of local code, the type checker in the first phase will check for this possibility and relabel statements accordingly.

**Extension for non-oblivious secret RAM.** The discussion so far supports only secret ORAMs. To support non-oblivious secret RAM in SCVM, we add an additional security label $\mathbb{N}$ such that $\mathbb{P} \subseteq \mathbb{N} \subseteq 0$. To incorporate such a change, the memory trace for the semantics should include two more kinds of trace event, $\text{nread}(x, i)$ and $\text{nwrite}(x, i)$, which represent that only the index of an access is leaked, but not the content. Since label $\mathbb{N}$ only applies to arrays, we allow types $\text{Array} \ \mathbb{N}$ but not types $\text{Nat} \ \mathbb{N}$. The rules $\text{T-Array}$ and $\text{T-ArrAss}$ should be revised to deal with the non-oblivious RAM. For example, for rule $\text{T-ArrAss}$, where $l$ is the security label for the array, $l_1$ is the security label of the index variable and $l_2$ is the security label of the value variable, the type system should still restrict $l_1 \subseteq l$, but if $l = \mathbb{N}$, the type system accepts $l_2 = 0$, but requires $l_1 = \mathbb{P}$.

**Correctness.** We do not prove the correctness of our compiler, but instead can use a SCVM type checker (using the above extension) for the generated SCVM code, ensuring it is $\Gamma$-simulatable. Ensuring the correctness of compilers is orthogonal and outside the scope of this work, and existing techniques [7] can potentially be adapted to our setting.

**Compiling Dijkstra’s algorithm.** We explain how compilation works for Dijkstra’s algorithm, previously shown in
Figure 2. First, the type checker for the source program determines how memory should be labeled. It determines that the security labels for bestj and bestdis should be 0, and the arrays dis and vis should be secret-shared between Alice and Bob, since their values depend on both Alice’s input (i.e., the graph’s edge weights) and Bob’s input (i.e., the source). Then, since on line 9 array vis is indexed with bestj, variable vis should also be put in an ORAM. Similarly, on line 12, array e is indexed by bestj so it must also be secret; as such we must promote e, owned by Alice, to be in ORAM, which we do by initializing a new ORAM-allocated variable orame to e at the start of the program.

The type checker then uses the variable labeling to determine the statement labeling. Statements on lines 4–7, 9, and 11–13, require secure computation and thus are labeled as 0. Loop control-flow statements are computed publicly, so they are labeled as P.

The two if-statements both branch on ORAM-allocated data, so they must be converted to mux operations. Lines 4–7 are transformed (in source-level syntax) as follows

\[
\begin{align*}
\text{cond3} & := !\text{vis}[j] \&\& (\text{bestj}<0) \| \text{dis}[j]<\text{bestdis}); \\
\text{bestj} & := \text{mux}(\text{cond3}, j, \text{bestj}); \\
\text{bestdis} & := \text{mux}(\text{cond3}, \text{dis}[j], \text{bestdis}); \\
\end{align*}
\]

Lines 11–13 are similarly transformed

\[
\begin{align*}
\text{tmp} & := \text{bestdis} + \text{orame[bestj*n+j]}; \\
\text{cond4} & := !\text{vis}[j] \&\& (\text{tmp}<\text{dis}[j]); \\
\text{dis}[j] & := \text{mux}(\text{cond4}, \text{tmp}, \text{dis}[j]); \\
\end{align*}
\]

Finally, the code is translated into SCVM’s three-address code style syntax.

VI. EVALUATION

Programs. We have built several secure two-party computation applications. As run-once tasks, we implemented both the Knuth-Morris-Pratt (KMP) string-matching algorithm as well as Dijkstra’s shortest-path algorithm. For repeated sublinear-time database queries, we considered binary search and the heap data structure. All applications are listed in Table II.

Compilation time. All programs took little time (e.g., under 1 second) to compile. In comparison, some earlier circuit-model compilers involve copying datasets into circuits, and therefore the compile-time can be large [16], [20] (e.g., Kreuter et al. [16] report a compilation time of roughly 1000 seconds for an implementation of an algorithm to compute graph isomorphism on 16-node graphs).

In our experiments, we manually checked the correctness of compiled programs (we have not yet implemented a type checker for SCVM, though doing so should be straightforward).

A. Evaluation Methodology

Although our techniques are compatible with any cryptographic back-end secure in the semi-honest model by the definition of Canetti [5], we use the garbled circuit approach in our evaluation [13]. We measure the computational cost by calculating the number of encryptions required by the party running as the circuit generator (the party running as the evaluator does less work). For every non-XOR binary gate, the generator makes 3 block-cipher calls; for every oblivious transfer (OT), 2 block-cipher operations are required since we rely on OT extension [14]. For the run-once applications (i.e., Dijkstra shortest distance, KMP-matching, aggregation, inverse permutation), we count in the ORAM initialization cost when comparing to the automated circuit approach (which doesn’t require RAM initialization). The ORAM initialization can be done using a Waksman shuffling network [28]. For the applications expecting multiple executions we do not count the ORAM initialization cost since this one-time overhead will be amortized to (nearly) 0 over many executions.

We implemented the binary tree-based ORAM of Shi et al. [26] using garbled circuits, so that array accesses reveal nothing about the (logical) addresses nor the outcomes. Throughout the experiments, we set the ORAM bucket size to 32 (i.e., each tree-node can store up to 32 blocks), which corresponds to roughly 25-bit of statistical security (according to the simulation of ORAM failures). Following Gordon et al.’s ORAM encryption technique [10], every block is XOR-shared (i.e., the client stores secret key k while the server stores (r, fk(r) ⊕ m) where f is a family of psuedorandom permutations and m the data block). This adds one additional cipher operation per block (when the length of an ORAM block is less than the width of the cipher). We note specific choices of the ORAM parameters in related discussion of each application.

Metrics. We use the number of block-cipher evaluations as our performance metric. Measuring the performance by the number of symmetric encryptions (instead of wall clock times) makes it easier to compare with other systems since the numbers can be independent of the underlying hardware and ciphering algorithms. Additionally, in our experiments these numbers represent bandwidth consumption since every encryption is sent over the network. Therefore, we do not report separately the bandwidth used. Modern processors with AES support can compute 10^8 AES-128 operations per second.

B. Comparison with Automated Circuits

Presently, automated secure computation implementations largely focus on the circuit-model of computation, handling array accesses by linearly scanning the entire array with a circuit every time an array lookup happens; this incurs prohibitive overhead when the dataset is large. In this section, we compare our approach with the existing compiled circuits, and demonstrate that our approach scales much better with respect to dataset size.

1) Repeated sublinear-time queries: In this scenario, ORAM initialization is a one-time operation whose cost can be amortized over multiple subsequent queries, achieving sublinear amortized cost per query.
**Binary search.** One example application we tested is binary search, where one party owns a confidential (sorted) array of size \( n \), and the other party searches for (secret) values stored in that array.

In our experiments, we set the ORAM bucket size to 32. For binary search, we aligned our experimental settings with those of Gordon et al. [10], namely, assuming the size of each data item is 512 bits. We set the recursion factor to 8 (i.e., each block can store up to 8 indices for the data in the upper level recursion tree) and the recursion cut-off threshold to 1000 (namely no more recursion once fewer than 1000 units are to be stored). Comparing to a circuit-model implementation—which uses a circuit of size \( O(n \log n) \) that implements binary search—our approach is faster for all RAM sizes tested (see Figure 9(a)). For \( n = 2^{20} \), our approach achieves a \( 100 \times \) speedup.

Note it is also possible to use a smaller circuit of size \( O(n) \) that just performs a linear scan over the data. However, such a circuit would have to be “hand-crafted,” and would not be output by automated compilation of a binary-search program. Our approach runs faster for large \( n \) even when compared to such an implementation (see Figure 9(b)). On data of size \( n = 2^{20} \), our approach achieves a \( 5 \times \) speedup even when compared to this “hand-crafted” circuit-based solution.

**Heap.** Besides binary search, we also implemented an oblivious heap data structure (with 32-bit payload, i.e., size of each item). The costs of insertion and extraction respecting various heap sizes are given in Figure 10(a) and 10(b), respectively. The basic shapes of the performance curves are very similar to that for binary search (except that heap extraction is twice as slow as insertion because two comparisons are needed per level). We can observe an \( 18 \times \) speedup for both heap insertion and heap extraction when the heap size is \( 2^{20} \).

The speedup of our heap implementation over automated circuits is even greater when the size of the payload is bigger. At 512-bit payload, we have an \( 100 \times \) speedup for data size \( 2^{20} \). This is due to the extra work incurred from realizing the ORAM mechanism, which grows (in poly-logarithmic scale) with the size of the RAM but independent of the size of each data item.

2) Faster one-time executions: We present two applications: the Knuth-Morris-Pratt string-matching algorithm (representative of linear-time RAM programs) and Dijkstra’s shortest-path algorithm (representative of super-linear time RAM programs). We compare our approach with a naive program-to-circuit compiler which copies the entire array for every dynamic memory access.

**The Knuth-Morris-Pratt algorithm.** Alice has a secret string \( T \) (of length \( n \)) while Bob has a secret pattern \( P \) (of length \( m \)) and wants to scan through Alice’s string looking for this pattern. The original KMP algorithm runs in \( O(n + m) \) time when \( T \) and \( P \) are in plaintext. Our compiler compiles an implementation of KMP into a secure string matching protocol preserving its linear efficiency up to a poly-logarithmic factor (due to the ORAM technique).

We assume the string \( T \) and the pattern \( P \) both consist of 16-bit characters. The recursion factor of the ORAM is set to 16. Figure 11(a) and 11(b) show our results compared to those when a circuit-model compiler is used. From Figure 11(a), we can observe that our approach is slower than the circuit-based

---

**TABLE II: Programs used in our evaluation**

<table>
<thead>
<tr>
<th>Name</th>
<th>Alice’s Input</th>
<th>Bob’s Input</th>
<th>Setting</th>
</tr>
</thead>
<tbody>
<tr>
<td>Dijkstra’s shortest path</td>
<td>a graph</td>
<td>a (src, dest) pair</td>
<td>run-once</td>
</tr>
<tr>
<td>Knuth-Morris-Pratt string matching</td>
<td>a sequence</td>
<td>a pattern</td>
<td>run-once</td>
</tr>
<tr>
<td>Aggregation over sliding windows</td>
<td>a key-value table</td>
<td>an array of keys</td>
<td>run-once</td>
</tr>
<tr>
<td>Inverse permutation</td>
<td>share of permutation</td>
<td>share of permutation</td>
<td>run-once</td>
</tr>
<tr>
<td>Binary search</td>
<td>sorted array</td>
<td>search key</td>
<td>repeated sublinear-time query</td>
</tr>
<tr>
<td>Heap (insertion/extraction)</td>
<td>share of the heap</td>
<td>share of the heap</td>
<td>repeated sublinear-time query</td>
</tr>
</tbody>
</table>

---

![Figure 9: Binary search](image-url)
approach on small datasets, since the overhead of the ORAM protocol dominates in such cases. However, the circuit-based approach’s running time increases more quickly as the dataset’s size increases. When \( m = 50 \) and \( n = 2 \times 10^6 \), our program runs \( 21 \times \) faster.

**Dijkstra’s algorithm.** Here Alice has a secret graph while Bob has a secret source/destination pair and wishes to compute the shortest distance between them. Compiling from a standard Dijkstra shortest-path algorithm, we obtain an \( O(n^2 \log^3 n) \)-overhead RAM-model protocol.

In our experiment, Alice’s graph is represented by an \( n \times n \) adjacency matrix (of 32-bit integers) where \( n \) is the number of vertices in the graph. The distances associated with the edges are denoted by 32-bit integers. We set ORAM recursion factor to 8. The results (Figure 12(a)) show that our scheme runs faster for all sizes of graphs tested. As the performance of our protocol is barely noticeable in Figure 12(a), the performance gaps between the two protocols for various \( n \) is explicitly plotted in Figure 12(b). Note the shape of the speedup curve is roughly quadratic.

**Aggregation over sliding windows.** Alice has a key-value table, and Bob has a (size-\( n \)) array of keys. The secure computation task is the following: for every size-\( k \) window on the key array, look up \( k \) values corresponding to Bob’s \( k \) keys within the window, and output the minimum value.

Our compiler outputs a \( O(n \log^3 n) \) protocol to accomplish the task. The optimized protocol performs significantly better, as shown in Figure 13 (we fixed the window size \( k \) to 1000 and set recursion factor to 8, while varying the dataset from 1 to 6 million pairs).

**C. Comparison with RAM-SC Baselines**

**Benefits of instruction-trace obliviousness.** The RAM-SC technique of Gordon et al. [10], described in Section II-A, uses a universal next-instruction circuit to hide the program counter and the instructions executed. Each instruction involves ORAM operations for instruction and data fetches, and the next-instruction circuit must effectively execute all possible instructions and use an \( n \)-to-1 multiplexer to select the right outcome. Despite the lack of concrete implementation for their general approach, we show through back-of-the-envelope calculations that our approach should be orders-of-magnitude faster.

Consider the problem of binary search over a 1-million item dataset: in each iteration, there are roughly 10 instructions to run, hence 200 instructions in total to complete the search. To run every instruction, a universal-circuit-based implementation has to execute every possible instruction defined in its instruction set. Even if we conservatively assume a RISC-style instruction set, we would require over 9 million (non-free) binary gates to execute just a memory read/write over
a 512M bit RAM. Plus, an extra ORAM read is required to obliviously fetch every instruction. Thus, at least a total of 3600 million binary gates are needed, which is more than 20 times slower than our result exploiting instruction trace obliviousness. Furthermore, notice that binary search is merely a case where the program traces are very short (with only logarithmic length). Due to the overwhelming cost of ORAM read/write instructions, we stress that the performance gap will be much greater with respect to programs that have relatively fewer memory read/write instructions (comparing to binary search, 1 out of 10 instructions is a memory read instruction).

Benefits of memory-trace obliviousness. In addition to avoiding the overhead of a next-instruction circuit, SCVM avoids the overhead of storing all arrays in a single, large ORAM. Instead, SCVM can store some arrays as non-oblivious secret shared memory, and others in separate ORAM banks, rather than one large ORAM. Doing so does not compromise security because the type system ensures memory-trace obliviousness. Here we assess the advantages of these optimizations by comparing against SCVM programs compiled without the optimizations enabled. The results for two applications are given in Figure 14.
• **Inverse permutation.** Consider a permutation of size \( n \), represented by an array \( a \) of \( n \) distinct numbers from 1 to \( n \), i.e., the permutation maps the \( i \)-th object to the \( a[i] \)-th object. One common computation would be to compute its inverse, e.g., to do an inverse table lookup using secret indices. The inverse permutation (with result stored in array \( b \)) can be computed with the loop:

```c
while (i < n) { b[a[i]]=i; i=i+1; }
```

The memory-trace obliviousness optimization automatically identifies that the array \( a \) doesn’t need to be put in ORAM though its content should remain secret (because the access pattern to \( a \) is entirely public known). This yields 50% savings, which is corroborated by our experiment results (Figure 14(a)).

• **Dijkstra’s shortest path.** We discussed the advantages of memory-trace obliviousness in Section III with respect to Dijkstra’s algorithm. Our experiments show that we consistently save 15 ∼ 20% for all graph sizes. The savings rates for smaller graphs are in fact higher even though it is barely noticeable in the chart because of the fast (super-quadratic) growth of overall cost.

**VII. Conclusions**

We describe the first automated approach for RAM-model secure computation. Directions for future work include extending our framework to support malicious security; applying orthogonal techniques (e.g., [7]) to ensure correctness of the compiler; incorporating other cryptographic backends into our framework; and adding additional language features such as higher-dimensional arrays and structured data types.

**Acknowledgments.** We thank Hubert Chan, Dov Gordon, Feng-Hao Liu, Emil Stefanov, and Hong-Sheng Zhou for helpful discussions. We also thank the anonymous reviewers and our shepherd for their insightful feedback and comments. We acknowledge a generous grant from Amazon AWS. This research was funded by NSF awards CNS-1111599, CNS-1223623, and CNS-1314857, a Google Faculty Research Award, and by the US Army Research Laboratory and the UK Ministry of Defence under Agreement Number W911NF-06-3-0001. The views and conclusions contained herein are those of the authors and should not be interpreted as representing the official policies, either expressed or implied, of the US Army Research Laboratory, the U.S. Government, the UK Ministry of Defense, or the UK Government. The US and UK Governments are authorized to reproduce and distribute reprints for Government purposes notwithstanding any copyright notation hereon.

**References**


A. Proof of Theorem 1

We begin by discussing how to construct $\text{sim}_A$; the simulator $\text{sim}_B$ is constructed similarly.

Since Alice does not have the view of Bob’s local data, and those data secret-shared between them two, we define a special notion $\bullet$ as the values not observable to Alice. We define the operations on top of $\bullet$ as follows:

- $op v = \bullet, \quad v op \bullet = \bullet, \quad (v) = \bullet, \quad m(\bullet) = \bullet$

We define the following auxiliary functions accordingly:

\[
\begin{align*}
\text{select}_A(l, t, t') &::= \text{select}(l, t, t') \\
\text{read}_A(l, v) &::= \begin{cases} v & l \sqsubseteq A \\ \bullet & \text{otherwise} \end{cases} \\
\text{val}(v, l) &::= v \\
\text{val}(m, l) &::= m \\
\text{lab}(v, l) &::= l \\
\text{lab}(m, l) &::= l
\end{align*}
\]

We then define Alice’s snapshot of a memory $M$, denoted as $M \downarrow A$, in the following:

**Definition 5.** Given a memory $M$, Alice’s snapshot of $M$, denoted as $M \downarrow A$, is defined as a memory such that

\[
M \downarrow A(x) = \begin{cases} M(x) & \text{if } M(x) = (v, l) \text{ where } l \sqsubseteq A \\ \bullet & \text{otherwise} \end{cases}
\]

We further define the Alice-similarity property of two memories as follows:

**Definition 6.** We say two memories $M_1$ and $M_2$ are Alice-similar, denoted as $M_1 \sim_A M_2$, if and only if $M_1 \downarrow A = M_2 \downarrow A$.

Figure 15 defines how $\text{sim}_A$ evaluate an expression. The judgement in the form of $l \vdash_A \langle M, e \rangle \Downarrow_t v$ says that given a memory $M$, the simulator $\text{sim}_A$ evaluates an expression $e$ to value $v$, producing memory trace $t$.

Figure 16 defines how $\text{sim}_A$ simulates the instruction- and memory-traces until the next declassification. The judgement $\langle M_i, S_i \rangle \xrightarrow{(i,t)} A \langle M'_i, S'_i \rangle$ says that given a statement $S_i$ and a memory $M_i$, $\text{sim}_A$ evaluates the program $S_i$ over memory $M_i$ and reduces to program $S'_i$ and memory $M'_i$ emitting Alice’s instruction trace $i$ and memory trace $t$.

The judgement $\langle M_i, S_i \rangle \xrightarrow{(i,t)} A \langle M'_i, S'_i \rangle$ is similar to $\langle M_i, S_i \rangle \xrightarrow{(i,t)} A \langle M'_i, S'_i \rangle$, but requires the last statement evaluated must be a declassification statement. We emphasize that our rules enforce that the memory over which the program is evaluated must be $\Gamma$-compatible.

The simulator $\text{sim}_A(M, S, D_1, ..., D_n)$ runs as follows. Initially set $M_1$ to be $M$ and $S_1$ to be $S$. For each $i = 1, ..., n$, $\text{sim}_A$ evaluates $\langle M_i, S_i \rangle \xrightarrow{(i,t)} A \langle M'_i, S'_i \rangle$. If $D_i = \epsilon$, then set $M_{i+1}$ to be $M'_i$; otherwise, $D_i = (x, v)$, set $M_{i+1}$ to be $M'_i[x \mapsto v]$. Finally, $\text{sim}_A$ evaluates $\langle M_n, S_i \rangle \xrightarrow{(i,t)} A \langle M', S' \rangle$, and returns $(i, t)$.

The following lemma shows that the semantics for $\text{sim}_A$ generates the same memory trace as the semantics for SCVM.

**Lemma 1.** If $l \vdash \langle M, e \rangle \Downarrow_t v$ and $\Gamma \vdash e : \text{Nat} \, l'$ and $l \vdash_A \langle M', e \rangle \Downarrow_{v'} v$ and $M \sim_A M'$, and $v' \sqsubseteq l$, and $M$ and $M'$ are $\Gamma$-compatible, then $t_a \equiv t$ and if $l \sqsubseteq A$, then $v = v'$. Otherwise $v' = \bullet$.

**Proof:** Prove by structural induction on $e$. If $e = x$, then $\Gamma(x) = \text{Nat} \, l'$. If $l \sqsubseteq A$, then $v' = \text{val}(M'(x)) = \text{val}(M(x)) = v$, therefore $v = v'$. Further $t = \text{read}(x, v') = \text{read}(x, v) = t_a$ if $l \sqsubseteq A$. If $l = B$, then $v' = \bullet$, and $t = t_a$. If $l = 0$, then $v' = \bullet$, and $t = x = t_a$.

If $e = n$, then $t = t_a$, and $v' = n = v$, and $l = P \sqsubseteq A$.

If $e = x_1 \text{op} x_2$. Then we know $l \vdash_A \langle M', x_2 \rangle \Downarrow_{t_2} t_2 v_1$, and $\langle M, x_1 \rangle \xrightarrow{(t_1, t_2)} \Downarrow_{v_1}$ for $i = 1, 2$. By induction assumption, we know $t_1 \equiv t_2$, and thus $t = t_1 \oplus t_2 \equiv t_1 \oplus t_2$. For its value, suppose $\Gamma(x_1) = \text{Nat} \, l$, $i = 1, 2$, if $l \sqsubseteq A$, then $l \sqsubseteq A$ holds true, and by induction assumption, we know $v_1' = v_1'$ for $i = 1, 2$, and thus $v = v_1 op v_2 = v_1' op v_2 = v'$. Otherwise, either or both $v_1$ and $v_2$ are $\bullet$, and thus we know $v' = \bullet$.

If $e = x[y]$. We first reason about the value. If $l \sqsubseteq A$, then suppose $\Gamma(y) = \text{Nat} \, l'$, then $l'' \sqsubseteq l'$ $\sqsubseteq A$ according to $l \vdash x[y] : \text{Nat} \, l'$. Then we know $v_1' = \text{val}(M'(y)) = \text{val}(M(y)) = v_1$. Further, we know $(m', l) = M'(x) = M(x) = (m, l)$, and thus $v' = \text{get}(m', v_1') = \text{get}(m, v_1) = v$. If $l \sqsubseteq A$, then $v = \bullet$.

Then we reason about the trace. If $l \sqsubseteq A$, then $t = \text{read}(v, v_1) \oplus \text{readarr}(x, v_1, v) \equiv \text{read}(y, v_1') \oplus \text{readarr}(x, v_1, v) = t_a$. If $l = B$, we have $t \equiv \epsilon \equiv t_a$. If $l = 0$, we have $t \equiv y \oplus x = t_a$.

For $e = \text{mux}(x_1, x_2, x_3)$, based on a very similar argument as for $x_1 \text{op} x_2$, we can get the conclusion.

The following lemma further claims that if an expression has a type $B$, then simulating it will generate no observable instruction traces and memory traces to Alice.

**Lemma 2.** If $\Gamma \vdash e : \text{Nat} \, l'$, and $B \vdash \langle M, e \rangle \Downarrow_t v$, and $M$ is $\Gamma$-compatible then $t \equiv \epsilon$.

**Proof:** Prove by structure induction on $e$. If $e = x$, then $t = \epsilon$ by rule Sim-E-Var.

If $e = x_1 \text{op} x_2$. Suppose $\Gamma \vdash x_i : \text{Nat} \, l_i$ for $i = 1, 2$, then we know $l_i \sqsubseteq B$. Therefore $t_i \equiv \epsilon$, and thus $t \equiv \epsilon$.

If $e = x[y]$, the conclusion follows the fact that $B \vdash \langle M, y \rangle \Downarrow_t v$, and $\text{select}_B(B, \text{readarr}(x, v_1, v)) = \epsilon$.

If $e = \text{mux}(x_1, x_2, x_3)$, similar to binary operation, we know $t \equiv \epsilon$.

**Lemma 3.** If $B \vdash S$, and $\langle M, S \rangle \xrightarrow{(i_a, t_a, i_b, t_b)} \langle M', S' \rangle$, where $M$ is $\Gamma$-compatible, then $i_a \equiv \epsilon$, $t_a \equiv \epsilon$, and $M \sim_A M'$.

**Proof:** We prove by induction on the structure of $S$. If $S = \text{skip}$, then the conclusion is trivial.
Fig. 15: Operational semantics for $sim_A$

If $S = l : x := e$, then we know $l = B$ and $\Gamma(x) = \text{Nat B}$. Then $i_a = e$ and $M' \sim_A M$ follow trivially. According to Lemma 2, we can prove $t_a \equiv e$.

If $S = 0 : x := \text{oram}(y)$ or $S = 0 : x := \text{declass}(y)$, then $pc$ is required to be $P$, so that the conclusion is vacuous.

If $S = l : y[x_1] := x_2$, then $l = B$ and thus $i_a = e$. Therefore $t_a = t_{1a} \# t_{2a} \# t_{1' a}$, where $B \vdash \langle M, x_1 \rangle \downarrow \langle \text{writearr}(y, v_1, v_2) \rangle$. Therefore $t_{1a} \equiv t_{2a} \equiv e$ according to Lemma 2. In conclusion, we have $t_a = t_{1a} \# t_{2a} \# t_{1' a} \equiv e$. Finally, for memory, $M' = M[y \mapsto m'] \sim_A M$.

If $S = l : \text{if}(x)\text{then } S_1 \text{ else } S_2$, then $l = B$, and $\Gamma, B \vdash S_i$ for $i = 1, 2$. Suppose $M(x) = (v, B)$, then $\langle M, S \rangle \downarrow \langle \text{if}(e \downarrow \langle v', B \rangle, S_1') \rangle$ for any cases. There are two cases: (1) $M' = M$ and $S = S_c$, then the conclusion is trivial; (2) $\langle M, S_c \rangle \downarrow \langle i_a', t_a' \rangle \Rightarrow \langle M', S' \rangle$. In this case, by induction assumption, we have $M' \sim_A M$, $i_a' \equiv i$ and $t_a' \equiv t_a$, so that $i_a = e \# t_a' \equiv e$ and $t_a \equiv e \# t_a' \equiv e$.

For $S = l : \text{while}(x)\text{do } S'$, the conclusion can be proven similarly to the if-case.

Finally, for $S = S_1 ; S_2$, we know either (1) $\langle S_1, M \rangle \downarrow \langle S_1', M' \rangle$ or (2) $\langle S_1, M \rangle \downarrow \langle i_a', t_a', t_a' \rangle$,

\[
\langle l : \text{skip}, S' \rangle \quad \langle S_2, M'' \rangle \quad \text{or} \quad \langle S_2, M'' \rangle \downarrow \langle S_2', M'' \rangle,
\]

In both cases, the conclusions can be proven easily.

The following lemma is the main lemma saying that when evaluating over Alice-similar memories, $sim_A$ and SCVM will generate the same instruction traces and memory traces, and produce Alice-similar memory profiles.

**Lemma 4.** If $\langle M, S \rangle \downarrow \langle i_a, t_a, i_a, t_a \rangle$ or $\langle M', S' \rangle \downarrow \langle i_a', t_a', i_a', t_a' \rangle$, then $\langle M, S \rangle \downarrow \langle M', S' \rangle$ and $\langle M', S' \rangle \downarrow \langle M', S'' \rangle$. If $D = \epsilon$, then $M' \sim_M M''$.

Proof: For the case $\langle M, S \rangle \downarrow \langle i_a, t_a, i_a, t_a \rangle$, we can prove $i_a \equiv i$ and $t_a \equiv t$.

Finally, we prove the memory equivalence. If $l \not\in A$, then according to Lemma 1, $e$ evaluates to the same value $v$ in the semantics, and in the simulator. Therefore $M_1 \equiv M_2$. Therefore, the conclusion is true.

Case 0: $x := \text{oram}(y)$. It is easy to see that $M_1 \sim_A M_2$.
\[
\begin{align*}
(M, S) \xrightarrow{(t, i)} (M', S') & \quad \text{Sim-Declass} \\
(M, S_1) \xrightarrow{(t, i)} (M', S'_1) \quad & \text{Sim-Seq} \\
(M, S_1, S_2) \xrightarrow{(t, i)} (M', S'_1, S'_2) & \quad \text{Sim-Concat} \\
(M, S) \xrightarrow{(t, i)} (M', S') & \quad \text{Sim-Skip} \langle M, l \mid \text{skip} \rangle \xrightarrow{(t, i)} \langle M', l \mid \text{skip} \rangle \\
(M, S, e) \xrightarrow{(t, i)} (M', S', e) & \quad \text{Sim-Assign} \langle M, 0 : x := \text{declass}(y) \rangle \xrightarrow{(t, i)} \langle M, 0 : \text{skip} \rangle \\
(M', S') \xrightarrow{(t', i')} (M'', S'') & \quad \text{Sim-While-True} \langle M', S' \rangle \xrightarrow{(t', i')} \langle M'', S'' \rangle \\
(M, S) \xrightarrow{(t, i)} (M', S') & \quad \text{Sim-While-Ignore} \langle M, \text{declass}(x, y) \rangle \xrightarrow{(t, i)} \langle M, \text{skip} \rangle \\
\end{align*}
\]

**Fig. 16:** Operational semantics for statements in \( \text{sim}_A \)

\[
\begin{align*}
M \sim_A M[x \mapsto m] = M_j & \text{, and } i = \text{init}(x, y) = i_a. \text{ Suppose } \Gamma(y) = \text{Nat } l, \text{ then we know } l \neq 0. \text{ If } l \subseteq A, \text{ then } t = y@x = t_a. \text{ Otherwise, } l = B, \text{ then } t = x = t_a. \\
\text{Case } l : y[x] := x_2. \text{ By typing rule T-AssArray, we know } & \Gamma(y) = \text{Array } l, \Gamma(x_1) = \text{Nat } l_1, \Gamma(x_2) = \text{Nat } l_2, \text{ where } l_1 \subseteq A \text{ and } l_2 \subseteq A. \text{ If } l \subseteq A, \text{ then we have } t_a = \text{read}(x_1, v_1) \text{ and } t_x = \text{writearr}(a, v_1, v_2) = t. \text{ and } i_a = l : y[x] := x_2 = i. \text{ For memory, } M^{**} = M'[y \mapsto \text{set}(m, v_1, v_2)] \sim_A M[y \mapsto \text{set}(m, v_1, v_2)] = M^*, \text{ where } (m, l) = M'(y) = M(y), (v_1, l_1) = M(x_1), \text{ and } (v_2, l_2) = M(x_2). \\
\text{If } l = B, \text{ then } & M'_1 \sim_A M \sim_A M[y \mapsto m'] = M_1, \text{ and } i = \epsilon = i_a, \text{ and } t = \epsilon = t_a. \\
\text{Case } l : \text{if}(x)\text{then } S_1 \text{else } S_2. \text{ If } & l = B, \text{ then according to Lemma } 3, M'_1 = M' \sim_A M \sim_A M_1, t \equiv t_a, \text{ and } i \equiv i_a. \text{ If } l \subseteq A, \text{ then } i = l : \text{if}(x) = i_a, \text{ and } t = \text{read}(x, v) = t_a. \text{ Further, } M'_1 = M' \sim_A M = M_1. \text{ Therefore, the conclusion is also true.} \\
\text{Case } l : \text{while}(x)\text{do } S'. \text{ For } S_1 = \text{while}(x)\text{do } S_0, \text{ the proof } & \text{ is very similar to the if-statement.} \quad \blacksquare
\end{align*}
\]

Lemma 4 immediately shows that \( \text{sim}_A \) can simulate the correct traces. Therefore Theorem 1 holds true. Q.E.D

**B. Proof of Theorem 2**

Theorem 2 is a corollary of the following theorem:

**Theorem 4.** If \( \Gamma, \text{pc} \vdash S \), then either \( S \) is \( l : \text{skip} \), or for any \( \Gamma \)-compatible memory \( M \), there exist \( t_a, t_a, t_b, M', S' \), \( D \) such that \( \langle M, S \rangle \xrightarrow{(t_a, t_a, t_b)} \langle M', S' \rangle : D, \text{ } M' \text{ is } \Gamma \)-compatible, and \( \Gamma, \text{pc} \vdash S' \).

**Proof:** We prove by induction on the structure of \( S \). If \( S = l : \text{skip} \), then the conclusion is trivial.
If $S = l : x := e$, then $\Gamma(x) = \text{Nat } l$, $\Gamma \vdash e : \text{Nat } l'$. $pc \sqcup l' \sqsubseteq l$. We discuss the type of $e$. If $e = x'$, then we know $M(x') = (v, l')$, where $v \in \text{Nat }$. Therefore, $(M, x') \vdash (t_a, t_b) : (l, \text{read}(x', v), x')$, and thus $(M, S) {\langle i_a, t_a, i_b, t_b \rangle} \rightarrow (M', l : \text{skip}) : e$, where $(i_a, t_a) = \text{inst}(l, x := e)$, $t_b = t_b \oplus t_{b}'$, where $(t_{b}', i_b) = \text{select}(l, \text{write}(x, v), x)$, and $M' = M[x \mapsto (v, l)]$. Therefore, $M'$ is also $\Gamma$-compatible, and the conclusion holds true. Similarly, we can prove if $\Gamma \vdash e : \epsilon$ is derived using T-Const, T-Op, T-Array, or T-Mux, then the conclusion is also true.

If $S = 0 : x := \text{declassify}(y)$, then $\Gamma(y) = \text{Nat } O$, $\Gamma(x) = \text{Nat } l$ where $l \neq \text{O}$. $pc \sqcup l \sqsubseteq l$. Since $M$ is $\Gamma$-compatible, we know $M(y) = (v, O)$, $M' = M[x \mapsto (v, l)]$. Therefore $M'$ is $\Gamma$-compatible. Further, $t_a = y = t_b$, $i_a = t_b = 0 : \text{declassify}(x, y)$. $D = \text{select}(l, x, v, e)$, and $(M, S) {\langle i_{a}, t_{a}, i_{b}, t_{b} \rangle} \rightarrow (M', \text{O} : \text{skip})$, and we know that $\Gamma, P \vdash 0 : \text{skip}$. Therefore the conclusion is true.

Similarly, we can prove the conclusion is true for $S = O : x := \text{orm}(y)$.

For $S = l : y[x_1] := x_2$, then $\Gamma(y) = \text{Array } l$, $\Gamma(x_1) = \text{Nat } l_1$, $\Gamma(x_2) = \text{Nat } l_2$, and $pc \sqcup l_1 \sqcup l_2 \sqsubseteq l$. Since $M$ is $\Gamma$-compatible, we know $M(y) = (m, l)$, $M(x_1) = (v_1, l_1)$, and $M(x_2) = (v_2, l_2)$, Therefore $M' = M[y \mapsto (\text{set}(m, v_1, v_2), l)]$ is also $\Gamma$-compatible. Further, $(t'_{a}, t'_{b}) = \text{select}(l, \text{writearr}(y, v_1, v_2), y)$, $t_a = t_{a} \oplus t_{a}', t_b = t_{b} \oplus t_{b}'$, and $(i_{a}, i_{b}) = \text{inst}(l, y[x_1] := x_2)$, Therefore, $(M, S) {\langle i_{a}, t_{a}, i_{b}, t_{b} \rangle} \rightarrow (M', l : \text{skip})$, where we can prove $\Gamma, pc \vdash l : \text{skip}$ easily. Therefore, the conclusion is true.

For $S = l : \text{if}(x)\text{then } S_1 \text{ else } S_2$, we have $\Gamma(x) = \text{Nat } l$. Therefore $M(x) = (v, l)$. If $v = 1$, then $(M, S) {\langle i_{a}, i_{b} \rangle} \rightarrow (M, S_1)$ where $(i_{a}, i_{b}) = \text{inst}(l, \text{if}(x))$ and $(t_a, t_b) = \text{select}(l, \text{read}(x, v), x)$. Further, we know $\Gamma, l \vdash S_1$. Since $pc \sqsubseteq l$, it is easy to prove by induction that $\Gamma, pc \vdash S_1$ is true as well. Therefore, the conclusion is true. On the other hand, if $v \neq 1$, then $(M, S) {\langle i_{a}, i_{b} \rangle} \rightarrow (M, S_2)$. We can also prove the conclusion.

The proof for $S = l : \text{while}(x)\text{do } S'$ is similar to the branching-statement by using rule S-While-True and S-While-False.

For $S = S_1; S_2$, then we know $\Gamma \vdash S_1$. The conclusion directly follows the induction assumption by applying rule S-Seq and rule S-Skip.

C. The hybrid protocol and the proof of Theorem 3

In this section, we present the hybrid protocol, and show it emulates the ideal world functionality $F$. To start with, we present smaller ideal functionalities in $G$ used by the hybrid world protocol.

1) $F^{\oplus}_{op}$ are the ideal functionalities for binary operation op. They are parameterized by two type labels $l_1$ and $l_2$ from $\{P, A, B, 0\}$ indicating which party provides the data to the functionality. Suppose the operation is $x op y$, $l_1$ and $l_2$ correspond to $x$ and $y$ respectively. If $l_1$ is $P$, then both Alice and Bob will hand in the value of $x$, and the functionality verifies these two values are the same. If $l_1$ is $A$ (or $B$), then Alice (or Bob) hands in the value of $x$ to the functionality. If $l_2$ is $0$, then both Alice and Bob hand in their secret shares to the functionality respectively. The value of $l_2$ has the same meaning but is for the data source of $y$. These ideal functionalities output secret shares of the result to Alice and Bob respectively. For example, $F^{\oplus}_{op}(P, A)$ accepts input $x, y$ from Alice, and $x$ from Bob and return the results $[v]_a$ to Alice and $[v]_b$ to Bob. We denote this as $\langle [v]_a, [v]_b = F^{\oplus}_{op}(P, A)(x \oplus y, x)\rangle$.

2) $F^{\oplus}_{\max}$ are the ideal functionalities for the multiplex operations. The three parameters $l_1$, $l_2$, and $l_3$ have the same meaning as above, but correspond to the three input of the multiplex operation. These functionalities also return secret shares to Alice and Bob.

3) $F^{\neg}_{\text{read}}$ for each array $x$ is an interactive Oblivious RAM functionality. It supports three operations.

- init$l$ to initialize the ORAM with a given array, $l$ is from $\{P, A, B\}$. If $l$ is $P$ or $A$, then Alice hands in her array. If $l$ is $B$, then Bob hands in his array.

- read to read the content for a given index. The index is provided as a pair of secret shares from Alice and Bob. The output is also a pair of secret shares, which are returned to Alice and Bob respectively.

- write to write a value into a given index. It takes four inputs: the secret shares of the index and the secret shares of the values from Alice and Bob respectively.

4) $F^{\eta}_{\text{declassify}}$ is the declassification function, which takes secret shares from Alice and Bob as its input, and returns the revealed value to the party corresponding to $l$.

The protocol II$^9$ is then presented in Figure 17, Figure 18, and Figure 19. During the protocol’s execution, Alice and Bob consume their instruction traces and memory traces. Since the memory traces contain all information of the public memory and their local memories, both Alice and Bob only store locally their secret shares $[M]_A$ and $[M]_B$ and the instruction- and memory- traces.

Figure 18 and Figure 17 present the rules for local execution. Since all local and public data to be used in secure computation are contained in memory traces, Alice and Bob do not maintain their local data and public data. The rules are in the form of $(i, l) \rightarrow (e, e)$, which means the instruction trace $i$ and memory trace $t$ will be consumed. In each rule, only one local instruction, i.e. the security label $l \neq 0$, and its corresponding memory trace for each instruction will be consumed. It is not hard to verify the following proposition:

**Proposition 1.** Assuming $(M, S) {\langle i_a, t_a, i_b, t_b \rangle} \rightarrow (M', S') : e$. Assume $s$ is a statement in the set $\{x := e, x[x] := x, \text{if}(x), \text{while}(x)\}$. If $i_a = l : s$, where $l \neq 0$, then $(i_a, t_a) \rightarrow (e, e)$. If $i_b = l : s$, where $l \neq 0$, then $(i_b, t_b) \rightarrow (e, e)$.

Note local execution rules only handle executing one instruction. The sequence of multiple instructions are handled using rule H-LocalA, H-LocalB, and H-Seq explained later.
the mapping from variables to their secret shares, and
information to evaluate
are secret shares of the result for Alice and Bob respectively.
implemented using
extracted from
are memory traces from Alice and Bob respectively. All
Figure 19 presents two parts. The first part consists the
L-Assign-Mux
\[ (t_a, t_b) = \text{select}(\Gamma(x), \text{read}(x, v), x) \]
\[ \Gamma(x) \subseteq A \Rightarrow ([v]_a, [v]_b) = \mathcal{F}^{(A,B)}(x, v, 0) \]
\[ \Gamma(x) = B \Rightarrow ([v]_a, [v]_b) = \mathcal{F}^{(A,B)}(0, v) \]
\[ \Gamma(x) = \emptyset \Rightarrow ([v]_a, [v]_b) = ([M]_A(x), [M]_B(x)) \]
\[ ([M]_A, t_a, [M]_B, t_b, x) \Downarrow ([v]_a, [v]_b) \]
\[ ([v]_a, [v]_b) = \mathcal{F}^{\text{arr}}(\text{read}, [v]_a, [v]_b) \]
\[ ([M]_A, t_a, [M]_B, t_b, y[x]) \Downarrow ([v]_a, [v]_b) \]
\[ ([v]_a, [v]_b) = \mathcal{F}^{\text{arr}}(\text{read}, [v]_a, [v]_b) \]
\[ t_a = t'_a \oplus y \quad t_b = t'_b \oplus y \]
\[ t_a = t'_a \oplus y \quad t_b = t'_b \oplus y \]
\[ \Gamma(y) \neq 0 \]
\[ \Gamma(y) \subseteq B \Rightarrow ([v]_a, [v]_b) = \mathcal{F}^{(A,B)}(0, v) \]
\[ ([M]_A, t_a, [M]_B, t_b, y[x]) \Downarrow ([v]_a, [v]_b) \]
\[ ([M]_A, t_a, [M]_B, t_b, y[x]) \Downarrow ([v]_a, [v]_b) \]
\[ ([v]_a, [v]_b) = \mathcal{F}^{\text{arr}}(\text{read}, [v]_a, [v]_b) \]
Fig. 17: Local execution

Secure Evaluation of Expressions \([M]_A, t_a, [M]_B, t_b, e \Downarrow ([v]_a, [v]_b)\)

\[ \Gamma(x) \subseteq A \Rightarrow ([v]_a, [v]_b) = \mathcal{F}^{(A,B)}(x, v, 0) \]
\[ \Gamma(x) = B \Rightarrow ([v]_a, [v]_b) = \mathcal{F}^{(A,B)}(0, v) \]
\[ \Gamma(x) = \emptyset \Rightarrow ([v]_a, [v]_b) = ([M]_A(x), [M]_B(x)) \]

\[ ([M]_A, t_a, [M]_B, t_b, x) \Downarrow ([v]_a, [v]_b) \]
\[ ([v]_a, [v]_b) = \mathcal{F}^{\text{arr}}(\text{read}, [v]_a, [v]_b) \]
\[ t_a = t'_a \oplus y \quad t_b = t'_b \oplus y \]
\[ ([M]_A, t_a, [M]_B, t_b, y[x]) \Downarrow ([v]_a, [v]_b) \]
\[ ([M]_A, t_a, [M]_B, t_b, y[x]) \Downarrow ([v]_a, [v]_b) \]
\[ ([v]_a, [v]_b) = \mathcal{F}^{\text{arr}}(\text{read}, [v]_a, [v]_b) \]

\[ ([M]_A, t_a, [M]_B, t_b, x) \Downarrow ([v]_a, [v]_b) \]
\[ ([v]_a, [v]_b) = \mathcal{F}^{\text{arr}}(\text{read}, [v]_a, [v]_b) \]
\[ t_a = t'_a \oplus y \quad t_b = t'_b \oplus y \]
\[ ([M]_A, t_a, [M]_B, t_b, x) \Downarrow ([v]_a, [v]_b) \]
\[ ([v]_a, [v]_b) = \mathcal{F}^{\text{arr}}(\text{read}, [v]_a, [v]_b) \]
\[ t_a = t'_a \oplus y \quad t_b = t'_b \oplus y \]
\[ ([M]_A, t_a, [M]_B, t_b, x) \Downarrow ([v]_a, [v]_b) \]
\[ ([v]_a, [v]_b) = \mathcal{F}^{\text{arr}}(\text{read}, [v]_a, [v]_b) \]
\[ t_a = t'_a \oplus y \quad t_b = t'_b \oplus y \]
\[ ([M]_A, t_a, [M]_B, t_b, x) \Downarrow ([v]_a, [v]_b) \]
\[ ([v]_a, [v]_b) = \mathcal{F}^{\text{arr}}(\text{read}, [v]_a, [v]_b) \]
\[ t_a = t'_a \oplus y \quad t_b = t'_b \oplus y \]

Fig. 18: Hybrid Protocol \(\pi^G\) (Part I)
Notice that $[M](t)$ is defined over only read operations $\text{read}(x, v)$, $x$, and concatenations of them. This is because this notion is used for binary operation and multiplex, where array read events and write events do not occur. The rule SE-MUX for multiplex operation is similar.

For array expression $y[x]$, there are two rules, SE-ArrVar and SE-L-ArrVar. If $\Gamma(y) = 0$, then evaluating $y[x]$ is an ORAM read operation. Rule SE-ArrVar calls the ORAM functionality $F_\text{oram}(\text{read}(v))$ to get the secret shares $([v]_a, [v]_b)$. Otherwise, $y[x]$ can be computed locally, and rule SE-L-ArrVar handles this case.

The second part of the rules (Figure 19) are for hybrid protocol, which are in the form of $(M)_A, i_a, t_a, (M)_B, i_b, t_b \vdash (M'[M'_A,M'_B,i'_a,t'_a,i'_b,t'_b) : D$, meaning that Alice and Bob keeping their shares of secret variables, i.e. $[M'_A]$ and $[M'_B]$ respectively, execute over their simulated traces, i.e. $i_a$ and $t_a$ for Alice, and $i_b$ and $t_b$ for Bob, evaluates to new shares $[M'_A]$ and $[M'_B]$, and new traces $i'_a, t'_a, i'_b, t'_b$, and generate declassification $D$, which is either $\epsilon$ or $(d_a, d_b)$.
Rule H-Assign deals with the instruction $0 : x := e$. The trace must be in the format of $t_a = t'_a @x$ and $t_b = t'_b @x$, where $(t'_a, t'_b)$ are the memory traces for Alice and Bob to evaluate $e$. This rule first evaluates the expression $e$ to get $[v]_a$ and $[v]_b$. Then it substitute the mapping for $x$ in $[M]_A$ and $[M]_B$ accordingly.

Rule H-ORAM handles ORAM initialization instruction $0 : \text{init}(x, y)$. Either of Alice’s or Bob’s memory trace must be $\text{readarr}(y, 0, m(0))@...@\text{readarr}(y, l, m(l))@x$, where $l = |m| - 1$. From this trace, one party is able to reconstruct the memory $m$, which is later fed into ORAM functionality $F^\text{oram}$ to initialize it.

Rule H-ArrAss handles the instruction $0 : y[x_1] := x_2$. First, the secret shares for evaluating $x_i$ are $[v]_{i_a}$ and $[v]_{i_b}$ for $i = 1, 2$ respectively. Then they are fed into the ORAM functionality $F^\text{oram}_2$ to perform a write operation.

Rule H-Cond-While handles $0 : \text{if}(x)$ and $0 : \text{while}(x)$, which only consumes the corresponding memory traces $x$, and does not modify $[M]_A$ and $[M]_B$.

Rule H-Declass handles the instruction $0 : \text{declass}(x, y)$, which is the only instruction generating non-empty declassification. According to rule S-Declass, both memory traces are $y$. It calls the declassification functionality $F^\text{declass}_p([M]_A(y), [M]_B(y))$ to release the value of $v$ to the party corresponding to $\Gamma(x)$.

The rules discussed above handles only one instructions. There is a proposition similar to Proposition 1 that holds true for hybrid rules. We start by introducing the concept of consistency of secret-sharing mapping with a memory:

**Definition 7.** Given a type environment $G$, we say a pair of secret share mappings $[M]_A$ and $[M]_B$ is consistent with a $G$-compatible memory $M$ if and only if for all $x$ such that $\Gamma(x) = 0$, $M(x) = F^p_\text{declass}([M]_A(x), [M]_B(x))$.

Now we are ready to present the proposition

**Proposition 2.** Assuming $(M, P) \xrightarrow{(i_a, t_a, i_b, t_b)} (M', P') : e$. We use the notation $s$ to denote one element of the set $\{x := e, x[x] := x, \text{if}(x), \text{while}(x), \text{init}(x, y), \text{declass}(x, y)\}$. If $i_a = i_b = 0 : s$, and $[M]_A$ and $[M]_B$ are consistent with $M$, then $(\langle [M]_A, i_a, t_a \rangle, \langle [M]_B, i_b, t_b \rangle) \leadsto (\langle [M']_A, i'_a, t'_a \rangle, \langle [M']_B, i'_b, t'_b \rangle : D)$, and $[M']_A$ and $[M']_B$ is consistent with $M'$.

The rest four rules deal with multiple instructions. H-Seq and H-Concat are similar to S-Seq and S-Concat correspondingly. H-LocalA and H-LocalB are used to execute local and public instructions.

We first show the hybrid protocol $\pi^G$ generates the same declassification events. This can be easily proved by induction leveraging Proposition 2.

We then show that the hybrid protocol $\pi^G$ securely emulates the ideal world functionality $F$ (Theorem 3). We suppose Alice is the semi-honest adversary, and Bob’s case is symmetric. To show this, the adversary of $\pi^G$ can learn $i_a$, $t_a$, a sequence of secret share mappings $[M]_A, [M']_A, ...$, and declassification events $D^1_A, D^2_A, ...$. In the ideal world, and adversary can learn all the declassification events $D^1_A, ...$, and it can simulate to get $i_a$ and $t_a$. Further the secret share mappings $[M]_A, [M']_A, ...$ are indistinguishable to random bits. Therefore, the adversary in real world can securely simulates the hybrid world’s adversary.