University of Maryland DRUM  
University of Maryland Digital Repository at the University of Maryland

DRUM >
College of Computer, Mathematical & Natural Sciences >
Computer Science >
Technical Reports from UMIACS >

Please use this identifier to cite or link to this item: http://hdl.handle.net/1903/3987

Title: Parallelization of the SSCA#3 Benchmark on the RAW Processor
Authors: Wu, Meng-Ju
Yeung, Donald
Type: Technical Report
Issue Date: 6-Nov-2006
Series/Report no.: UMIACS
UMIACS-TR-2006-42
Abstract: The MIT Raw machine provides a point-to-point interconnection network for transferring register values between tiles. The programmer schedules the network communication for each tile by himself/herself and guarantees the correctness. It is not easy to parallelize benchmarks by hand for all possible tile configurations on the Raw processor. To overcome this problem, we develop a communication library and a switch code generator to create the switch code for each tile automatically. We implement our techniques for the SSCA#3 (SAR Sensor Processing, Knowledge Formation) benchmark, and evaluate the parallelism on a physical Raw processor. The experimental results show the SSCA#3 benchmark has dense matrix operations with abundant parallelism. Using 16 tiles, the ’SAR image formation’ procedure achieves a speedup of 13.86, and the speedup of the ’object detection’ procedure is 9.98.
URI: http://hdl.handle.net/1903/3987
Appears in Collections:Technical Reports from UMIACS

Files in This Item:

File Description SizeFormatNo. of Downloads
UMIACS-TR-2006-42.pdf326.93 kBAdobe PDF284View/Open

All items in DRUM are protected by copyright, with all rights reserved.

 

DRUM is brought to you by the University of Maryland Libraries
University of Maryland, College Park, MD 20742-7011 (301)314-1328.
Please send us your comments. -
All Contents